[1]Xie Yongle,Sun Xiubin,Wang Yuwen,et al.A mixed mode BIST approach of digital integrated circuits[J]. Chinese Journal of Scientific Instrument,2006,27(4):367375.(in Chinese)
[2]Zhou Bin. Research on low cost deterministic BuiltIn SelfTest(BIST)[D]. Haerbin:Harbin Institute of Technology,2010.(in Chinese)
[3]Li Xin,Liang Huaguo,Chen Tian,et al. Low power deterministic builtin selftest based on folding counter[J]. Chinese Journal of Scientific Instrument,2011,32(12):15.(in Chinese)
[4]Yang Jixiang. Data domain test technology and instruments[M]. Beijing:Science Press,1990. (in Chinese)
[5]Xie Yongle,Chen Guangju.Deterministic test set based random test with multiple weighted set of digital integrated circuits[J]. Chinese Journal of Scientific Instrument,2002,23(6):576578. (in Chinese)
[6]Tan Enmin. Optimizing methods in the design of buildin selftest for digital circuits[D]. Shanghai:Shanghai Jiaotong University,2007.(in Chinese)
[7]Rozkovec M,Jenicek J,Novak O.Application dependent FPGA testing method using compressed deterministic test vectors[C]∥Proc of the 16th IEEE International on OnLine Testing Symposium,2010:192193.
[8]Yang Yi, Zhou Ruihua, Huang Weikang.On reseeding BIST schemes with variable lengths of test sequences[C]∥Proc of CTC’04,2004:215221. (in Chinese)
[9]Yong Zhiyan,Hong Wang,Zhi Jiayang, et al. A new LFSR reseeding method for BIST[C]∥Proc of the 8th IEEE International Conference on SolidState and Integrated Circuit Technology,2006:21452147.
[10]Hu Chen,Xu Gefu,Zhang Zhe,et al. BIST structure and test vector generation based on a controlled LFSR[J]. Journal of Circuits and Systems,2002,7(3):1316. (in Chinese)
[11]Yuan X,Chen C I H.Automated synthesis of a multiple sequence test generator using 2D LFSR[C]∥Proc of the 11th Annual IEEE International ASIC Conference.1998:7579.
[12]Chen C I H, George K. Configurable twodimensional linear feed back shifter registers for parallel and serial builtin selftest[J]. IEEE Transactions on Instrumentation and Measurement,2004,53(4):10051014.
[13]Gu Xiaochen,Zhang Minxuan. Multioutput fibonacci type LFSR based uniform random number generator:Design and analysis[J]. Computer Engineering & Science,2009,31(A1):8083. (in Chinese)
[14]Yang Guiyuan. Linear algebra[M]. Beijing:Electronic Science and Technology Press,2002. (in Chinese)
[15]Wang Xingquan. The essence of rowsimplest form and a new proof of its uniqueness[J]. Journal of Hexi University,2010,26(5):3134. (in Chinese)
[16]Zhang Xinhui,Chen C I H,Ckhakravarthy A.Structure design and optimization of 2D LFSRbased multisequence test generator in builtin selftest[J].IEEE Transactions on Instrumentation and Measurement,2008,57(3):651663.
[17]Index of VLSI prj benchmarks synthesized[EB/OL].[20130510].http:∥service.felk.cvut.cz/vlsi/prj/ Benchmarks/Synthesized.
附中文参考文献:
[1]谢永乐,孙秀斌,王玉文,等.数字集成电路的混合模式内建自测试方法[J].仪器仪表学报,2006,27(4):367375.
[2]周彬.低测试成本的确定性内建自测试的研究[D].哈尔滨:哈尔滨工业大学,2010.
[3]李鑫,梁华国,陈田,等.基于折叠计数器的低功耗确定BIST方案[J].仪器仪表学报,2011,32(12):15.
[4]杨吉祥.数据域测试技术及仪器[M].北京:科学出版社,1990.
[5]谢永乐,陈光.基于确定性测试集的数字集成电路随机测试[J].仪器仪表学报,2002,23(6):576578.
[6]谈恩民.数字电路BIST设计中的优化技术[D].上海:上海交通大学,2007.
[8]杨懿,周瑞华,黄维康.变长序列重复播种内建自测试方案探讨[C]∥第三届中国测试学术会议,2004:215221.
[10]胡晨,许舸夫,张哲,等. 一种基于受控LFSR的内建自测试结构及其测试矢量生成[J].电路与系统学报,2002,7(3):1316.
[13]谷晓忱,张民选.多输出外部反馈型LFSR均匀分布随机数生成器的分析与设计[J].计算机工程与科学,2009,31(A1):8083.
[14]杨桂元.线性代数[M].北京:电子科技出版社,2002.
[15]王兴泉.行最简形矩阵的实质及其唯一性的新证明[J].河西学院学报,2010,26(5):3134. |