[1]Zhang X, Hu Q, Wang D, et al. A read-write aware replacement policy for phase change memory[M]∥Advanced Parallel Processing Technologies. Berlin: Springer Berlin Heidelberg, 2011:31-45.
[2]Lee B C,Zhou P,Yang J,et al.Phase-change technology and the future of main memory[J].IEEE Micro,2010,30(1): 143.
[3]Lee H G,Baek S,Nicopoulos C,et al.An energy-and performance-aware DRAM cache architecture for hybrid DRAM/PCM main memory systems[C]∥Proc of 2011 IEEE 29th International Conference onComputer Design,2011: 381-387.
[4]Rodríguez-Rodríguez R, Castro F, Chaver D, et al. Reducing writes in phase-change memory environments by using efficient cache replacement policies[C]∥Proc of the Conference on Design,Automation and Test in Europe,2013: 93-96.
[5]Zhou P,Zhao B,Yang J,et al.A durable and energy efficient main memory using phase change memory technology[C]∥Proc of International Symposium on Computer Architecture, 2009: 14-23.
[6]Cho S,Lee H.Flip-n-write: A simple deterministic technique to improve pram write performance,energy and endurance[C]∥Proc of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture(MICRO-42),2009: 347-357.
[7]Fang Y,Li H,Li X.SoftPCM: Enhancing energy efficiency and lifetime of phase change memory in video applications via approximate write[C]∥Proc of 2012 IEEE 21st Asian Test Symposium (ATS),2012: 131-136.
[8]Hu J,Xue C J,Zhuge Q,et al.Write activity reduction on non-volatile main memories for embedded chip multiprocessors[J].ACM Transactions on Embedded Computing Systems (TECS),2013,12(3): 77.
[9]Qureshi M K,Srinivasan V,Rivers J A.Scalable high performance main memory system using phase-change memory technology[J].ACM SIGARCH Computer Architecture News,2009,37(3): 24-33.
[10]Lilly B P,Williams III G R,Sadoughi-yarandi M,et al.Least recently used mechanism for cache line eviction from a cache memory: U.S.Patent 20,150,026,404[P].2015-01-22.
[11]Jaleel A,Theobald K B,Steely Jr S C,et al.High performance cache replacement using re-reference interval prediction (RRIP)[C]∥Proc of International Symposium on Computer Architecture, 2010: 60-71.
[12]Rodríguez-Rodríguez R,Castro F,Chaver D,et al.Reducing writes in phase-change memory environments by using efficient cache replacement policies[C]∥Proc of the Conference on Design,Automation and Test in Europe,2013: 93-96.
[13]Yoo S,Lee E,Bahn H.The least-dirty-first cache replacement policy for phase-change memory[C]∥Proc of the 29th Annual ACM Symposium on Applied Computing,2014: 1449-1454.
[14]Li Z, Jin P, Su X, et al.CCF-LRU: A new buffer replacement algorithm for flash memory[J].Consumer Electronics,IEEE Transactions on,2009,55(3): 1351-1359. |