| ［1］ |
Yamada K, Maruoka H,Furuta J,et al.Radiation-hardened flip-flops with low-delay overhead using pMOS pass- transistors to suppress SET pulses in a 65 nm FDSOI process［J］.IEEE Transactions on Nuclear Science,2018,65(8):1814-1822.
|
| ［2］ |
Gadlage M J,Roach A H,Duncan A R,et al.Soft errors induced by high-energy electrons［J］.IEEE Transactions on Device and Materials Reliability,2016,17(1):157-162.
|
| ［3］ |
Black J D,Dodd P E,Warren K M.Physics of multiple-node charge collection and impacts on single-event characterization and soft error rate prediction［J］.IEEE Transactions on Nuclear Science,2013,60(3):1836-1851.
|
| ［4］ |
Ebara M,Yamada K,Kojima K,et al.Process dependence of soft errors induced by alpha particles,heavy ions,and high energy neutrons on flip flops in FDSOI［J］.IEEE Journal of the Electron Devices Society,2019,7:817-824.
|
| ［5］ |
Danilov I A,Gorbunov M S,Shnaider A I,et al.On board electronic devices safety provided by DICE-based Muller C- elements［J］.Acta Astronautica,2018,150:28-32.
|
| ［6］ |
Heidel D F,Marshall P W,Pellish J A,et al.Single-event upsets and multiple-bit upsets on a 45 nm SOI SRAM［J］.IEEE Transactions on Nuclear Science,2009,56(6):3499-3504.
|
| ［7］ |
Lacoe R C.Improving integrated circuit performance through the application of hardness-by-design methodology［J］.IEEE Transactions on Nuclear Science,2008,55(4):1903-1925.
|
| ［8］ |
Guo J,Xiao L Y,Mao Z G.Novel low-power and highly reliable radiation hardened memory cell for 65 nm CMOS technology［J］.IEEE Transactions on Circuits and Systems I:Regular Papers,2014,61(7):1994-2001.
|
| ［9］ |
Dixit A,Wood A.The impact of new technology on soft error rates［C］∥Proc of 2011 International Reliability Physics Symposium,2011:5B.4.1-5B.4.7.
|
| ［10］ |
Qi C,Xiao L,Guo J,et al.Low cost and highly reliable radiation hardened latch design in 65 nm CMOS technology［J］.Microelectronics Reliability,2015,55(6):863-872.
|
| ［11］ |
Katsarou K, Tsiatouhas Y.Soft error interception latch:Double node charge sharing SEU tolerant design［J］.Electronics Letters,2015,51(4):330-332.
|
| ［12］ |
Li Y,Wang H,Yao S,et al.Double node upsets hardened latch circuits［J］.Journal of Electronic Testing,2015,31(5):537-548.
|
| ［13］ |
Eftaxiopoulos N,Axelos N,Zervakis G,et al.Delta DICE:A double node upset resilient latch［C］∥Proc of IEEE 58th International Midwest Symposium on Circuits and Systems,2015:1-4.
|
| ［14］ |
Eftaxiopoulos N,Axelos N,Pekmestzi K.DONUT:A double node upset tolerant latch［C］∥Proc of 2015 IEEE Computer Society Annual Symposium on VLSI,2015:509-514.
|
| ［15］ |
Watkins A,Tragoudas S.Radiation hardened latch designs for double and triple node upsets［J］.IEEE Transactions on Emerging Topics in Computing,2017,8(3):616-626.
|
| ［16］ |
Yan A, Hu Y,Cui J,et al.Information assurance through redundant design:A novel TNU error-resilient latch for harsh radiation environment［J］.IEEE Transactions on Computers,2020,69(6):789-799.
|
| ［17］ |
Lin D P,Xu Y R,Li X Y,et al.A novel self-recoverable and triple nodes upset resilience DICE latch［J］.IEICE Electronics Express,2018,15(19):20180753.
|
| ［18］ |
Yan A,Feng X,Hu Y,et al.Design of a triple-node-upset self-recoverable latch for aerospace applications in harsh radiation environments［J］.IEEE Transactions on Aerospace and Electronic Systems,2019,56(2):1163-1171.
|
| ［19］ |
Kumar C I,Anand B.A highly reliable and energy-efficient triple-node-upset-tolerant latch design［J］.IEEE Transactions on Nuclear Science,2019,66(10):2196-2206.
|
| ［20］ |
Yan A, Lai C,Zhang Y,et al.Novel low cost,double-and- triple-node-upset-tolerant latch designs for nano-scale CMOS［J］.IEEE Transactions on Emerging Topics in Computing,2018,9(1):520-533.
|
| ［21］ |
朱丹,李暾,李思昆.VLSI系统级软错误可靠性评价:综述［J］.计算机工程与科学,2013,35(3):15-24.
|
|
Zhu Dan,Li Tun,Li Si-kun. VLSI system-level soft errors reliability evaluation:A survey［J］.Computer Engineering & Science,2013,35(3):15-24.
|
| ［22］ |
赵振宇,赵学谦,张民选,等.高可靠锁相环设计技术研究［J］.计算机工程与科学,2009,31(A1):76-79.
|
|
Zhao Zhen-yu,Zhao Xue-qian,Zhang Min-xuan,et al.Research on design techniques for high reliable phase locked loop ［J］.Computer Engineering & Science,2009,31(A1):76-79.
|
| ［23］ |
孙岩,黎铁军,王发源,等.TM-CAM:一种高效的容软错误相联存储器［J］.计算机工程与科学,2014,36(4):584-588.
|
|
Sun Yan,Li Tie-jun,Wang Fa-yuan,et al.TM-CAM:An efficient soft error tolerant content addressable memory ［J］.Computer Engineering & Science,2014,36 (4):584-588.
|
| ［24］ |
徐建军,谭庆平,熊荫乔,等.面向瞬态故障的软件容错技术［J］.计算机工程与科学,2011,33(11):132-139.
|
|
Xu Jian-jun,Tan Qing-ping,Xiong Yin-qiao,et al.Software fault tolerance techniques for transient faults ［J］.Computer Engineering & Science,2011,33 (11):132-139.
|
| ［25］ |
闫爱斌.纳米集成电路软错误评估方法研究［D］.合肥：合肥工业大学,2015.
|
|
Yan Ai-bin.Research on soft error evaluation method for nanoscale integrated circuits ［D］.Hefei:Hefei University of Technology,2015.
|
