2~5GHz 0.18&mu;m CMOS宽带低噪声放大器设计

何小威，张民选

doi:10.3969/j.issn.1007130X.2011.

计算机工程与科学 >

2011 , Vol. 33 >Issue 2: 61 - 64

DOI: https://doi.org/10.3969/j.issn.1007130X.2011.

论文

2~5GHz 0.18μm CMOS宽带低噪声放大器设计

展开

(并行与分布处理国防科技重点实验室，湖南长沙 410073)

何小威(1980)，男，湖北宜城人，博士生，研究方向为模拟和射频集成电路设计。张民选(1954)，男，教授，博士生导师，研究方向为高性能计算机系统结构、微处理器设计及ASIC技术等。

收稿日期: 2009-10-05

修回日期: 2009-12-08

网络出版日期: 2010-02-25

基金资助

国家自然科学基金资助项目(60873212)

收起

Design of a 2~5GHz 0.18μm CMOS Wideband Low Noise Amplifier

Expand

(National Laboratory for Parallel and Distributed Processing,Changsha 410073,China)

Received date: 2009-10-05

Revised date: 2009-12-08

Online published: 2010-02-25

Fold

摘要

本文设计实现了一个2~5GHz的两级CMOS低噪声放大器（LNA），可应用在超宽带的下半频段（3.1~5GHz）。LNA由两级组成，第一级是一个共栅级，保持良好的线性度并完成较好的输入匹配；第二级是一个共源级堆叠一个电流源，在保持低噪声系数的同时降低功耗。通过级联共栅和共源结构进行增益补偿，所设计的LNA具有近似恒定的增益和噪声系数。采用0.18μm CMOS工艺实现后，模拟结果表明，增益和噪声系数在2~5GHz频率范围内分别为11.5dB和5.1dB，输入反射系数低于-22dB。在4GHz时，模拟得到的三阶交调点为-10dBm。在1.8V电源电压下，LNA的功耗约为11mW。

关键词： 低噪声放大器; 超宽带; 噪声系数; 三阶交调点

本文引用格式

何小威，张民选 . 2~5GHz 0.18μm CMOS宽带低噪声放大器设计[J]. 计算机工程与科学, 2011 , 33(2) : 61 -64 . DOI: 10.3969/j.issn.1007130X.2011.

Abstract

A twostage 25GHz CMOS Low Noise Amplifier(LNA) for the lower side of UltraWideBand(UWB) applications(3.15GHz) is presented. This LNA consists of two stages. The first stage is a commongate structure maintaining good linearity with better input matching; the second stage is a commonsource stage stacked with a current mirror, which obtains low Noise Figure(NF) and reduces the LNA’s power consumption. By introducing commongate and commonsource stages to compensate gain mutually, the proposed LNA has achieved nearly flat power gain and NF. This LNA has been implemented by a 0.18μm CMOS process. The successive simulation results indicate that the power gain(S21) keeps 11.5dB over the wide frequency band of 25GHz with NF 5.1dB and input return loss(S11) below 22dB in the entire band. The simulated inputreferred thirdorder intercept point(IIP3) at 4GHz is 10dBm. The LNA consumes about 11mW under the 1.8V supply.

Key words： low noise amplifier(LNA);ultrawideband(UWB);noise figure(NF);inputreferred thirdorder intercept point(IIP3)

参考文献

［1］Kao H L,Changa K C.Very LowPower CMOS LNA for UWB Wireless Receivers Using CurrentReused Topology［J］. IEEE SolidState Electronics,2008, 52(1):8690.
［2］Chen KeHou,Lu JianHao,Chen BoJiun,et al. An UltraWideBand 0.410GHz LNA in 0.18μm CMOS［J］. IEEE Trans on Circuits and Systems—II: Express Briefs,2007, 54(3):217221.
［3］Hsiung Zi Hao.Wu HuiI,Jou C F.Novel Wideband CMOS LNA with Only an Inductor as Input Matching Network［C］∥Proc of IEEE Region 10 Conf, 2007:13.
［4］Battista M,Gaubert J,Eqels M,et al. HighVoltageGain CMOS LNA for 68.5GHz UWB Receivers［J］. IEEE Trans on Circuits and Systems—II: Express Briefs,2008, 55(8):713717.
［5］Chen WeiHung,Liu Gang,Zdravko B,et al.A Highly Linear Broadband CMOS LNA Employing Noise and Distortion Cancellation［J］. IEEE Journal of SolidState Circuits,2008, 43(5):11641176.
［6］Lu Feng,Xia Lei. A CMOS LNA with Noise Cancellation for 3.110.6GHz UWB Receivers Using CurrentReuse Configuration［C］∥Proc of the 4th IEEE Int’l Conf on Circuits and Systems for Communications, 2008:824827.
［7］Liao ChihFan,Liu ShenIuan.A Broadband NoiseCanceling CMOS LNA for 3.110.6GHz UWB Receivers［J］. IEEE Journal of SolidState Circuits,2007, 42(2):329339.
［8］Chang Po Yang,Wu HuiI,Jou C F.A 1V, LowPower CMOS LNA for UltraWideband Receivers［C］∥Proc of AsiaPacific Microwave Conf, 2007:14.
［9］Wang Yanjie,Iniewski K.A 4.710.5GHz UltraWideband CMOS LNA Using Inductive InterStage Bandwidth Enhancement Technique［C］∥Proc of the 49th IEEE Int’l Midwest Symp on Circuits and Systems, 2006:215219.
［10］池保勇，余志平，石秉学. CMOS射频集成电路分析与设计［M］. 北京：清华大学出版社，2006.
［11］彭凤雄，陈迪平，曾健平，等. 一种新型GPS前端CMOS低噪声放大器的设计［J］. 电子器件, 2008, 31(4):11771179.

Options

文章导航

模态框（Modal）标题

摘要

本文引用格式

Abstract

参考文献