高效能ESCA协处理器验证技术研究

J4 ›› 2014, Vol. 36 ›› Issue (01): 28-33.

高效能ESCA协处理器验证技术研究

邓承诺，吴丹，黄威，戴葵，邹雪城

（华中科技大学电子科学与技术系，湖北武汉 430074）

收稿日期:2012-06-25 修回日期:2012-10-08 出版日期:2014-01-25 发布日期:2014-01-25
基金资助:
国家自然科学基金资助项目(60973035,60976027);湖北省自然科学基金资助项目(ZRZ0051)

Research on verification techniques of high-performance ESCA coprocessor

DENG Chengnuo，WU Dan，HUANG Wei，DAI Kui，ZOU Xuecheng

（Department of Electronic Science & Technology，Huazhong University of Science &Technology,Wuhan 430074,China）

Received:2012-06-25 Revised:2012-10-08 Online:2014-01-25 Published:2014-01-25

摘要/Abstract

摘要：

处理器结构的日益复杂使得对处理器功能进行有效验证变得越来越重要和关键。基于一款高效能计算协处理器ESCA，讨论了边界值验证、等价类验证和决策表验证等三类验证方法在ESCA处理器功能验证中的具体实现，并针对ESCA处理器中不同功能模块的基本特性提出了一种综合验证方法。实验结果表明，采用综合验证方法进行的ESCA处理器功能验证，不仅高效保证了验证案例集的生成，而且以较少的验证工作量实现了100%功能覆盖率，有效减少了ESCA处理器功能验证时间，提高了验证效率。

关键词: 处理器验证技术, ESCA处理器, 边界值验证, 等价类验证, 决策表验证, 综合验证法

Abstract:

The increasing complexity of processor structure makes the efficient verification on the performance of processor become increasingly important and critical. Based on the highperformance ESCA coprocessor, the concrete implementation of border value verification, equivalence verification, and decision table verification methods are discussed, and also an integrated verification method is proposed by considering the basic characteristics of different functional modules of ESCA processor. The experimental result shows that the functional verification on ESCA processor by adopting the integrated verification method can not only ensure the generation of verification case set, but also achieve the 100% functional coverage by using less verification work, and reduce the verification time of ESCA processor efficiently thus improving the verification efficiency.

Key words: verification techniques of processor;ESCA processor;boundary value verification;equivalence class verification;decision table verification;comprehensive verification

邓承诺，吴丹，黄威，戴葵，邹雪城. 高效能ESCA协处理器验证技术研究[J]. J4, 2014, 36(01): 28-33.

DENG Chengnuo，WU Dan，HUANG Wei，DAI Kui，ZOU Xuecheng. Research on verification techniques of high-performance ESCA coprocessor [J]. J4, 2014, 36(01): 28-33.

参考文献［8］

［1］	Evans A, Silburt A.Functional verification of large ASICs［C］∥Proc of the 35th Design Automation Conference, 1988:650655.
［2］	Aharon A,Goodman D. Test program generation for functional verification of power PC processors in IBM［C］∥Proc of the 32nd Design Automation Conference, 1995:279285.
［3］	Wang Haixia. Research on formal methods in arithmetic circuit verification［D］. Beijing:Institute of Computing Technology, 2004.(in Chinese)
［4］	Benjamin M. A study in coveragedriven test generation［C］∥Proc of the 36th Design Automation Conference, 1999:970975.
［5］	Jorgensen P C. Software testing: A craftman’s approach［M］. Boca Raton:CRC Press, 1995.
［6］	Pan Chen, Kui Dai, Dan Wu, et al. Parallel algorithms for FIR computation mapped to ESCA architecture ［C］∥Proc of 2010 International Conference of Information Engineering, 2010:123126.
［7］	IEEE Standard for Binary FloatPoint Arithmetic［S］.NY:The Institute of Electrical and Electronics Engineers,1985.
［8］	Qu Yingjie, Xia Hong, Wang Qin. A research of functional testing method for microprocessor floatingpoint arithmetic［J］.Computer Engineering and Applications, 2001(7):4243.(in Chinese)
［9］	Ur S, Yadin Y. Micro architecture coverage directed generation of test programs［C］∥Proc of the 36th Design Automation Conference,1999:175180.
	附中文参考文献：
［3］	王海霞.运算电路的形式化验证方法研究［D］.北京：中国科学院计算技术研究所，2004.
［8］	曲英杰, 夏宏,王沁. 微处理器浮点去处功能的测试方法研究［J］.计算机工程与应用,2001(7):4243.