基于多配置LFSR的测试生成结构设计

J4 ›› 2014, Vol. 36 ›› Issue (05): 814-820.

基于多配置LFSR的测试生成结构设计

李鹏，颜学龙，孙元

（桂林电子科技大学电子工程与自动化学院，广西桂林 541004）

收稿日期:2013-01-17 修回日期:2013-04-07 出版日期:2014-05-25 发布日期:2014-05-25

Structure design of test pattern generator
based on multiconfigurable LFSR

LI Peng,YAN Xuelong,SUN Yuan

(College of Electronic Engineering and Automation,Guilin University of Electronic Technology,Guilin 541004,China)

Received:2013-01-17 Revised:2013-04-07 Online:2014-05-25 Published:2014-05-25

摘要/Abstract

摘要：

针对内建自测试技术中传统的测试生成故障覆盖率过低、硬件开销过大等缺点，提出了一种多配置LFSR的混合测试矢量生成结构，结构利用矩阵理论先后对随机性矢量和确定性矢量进行反馈网络的配置；针对确定性矢量的生成，提出了一种反馈配置解的寻优算法，在一定程度上减少了硬件开销，因结构生成的混合测试矢量可以同时检测出被测电路中的随机矢量可测性故障和抗随机性故障，进而保证了测试故障覆盖率。最后，通过实例和对几种综合基准电路的测试，验证了该方案的可行性。

关键词: 内建自测试, 混合测试矢量, 多配置LFSR, 配置向量优化

Abstract:

In Built-In Self-Test (BIST), the fault coverage of traditional test generation is too low, and the hardware overhead is too large. To tackle these disadvantages, a multi-configurable LFSR structure of hybrid test vector generation is proposed. In the structure, matrix theory is used to configure the feedback network for random vectors and deterministic vectors. For the deterministic vector generation, an optimization algorithm of feedback configuration solution is proposed so as to reduce hardware overhead. The hybrid test vectors generated by the structure can ensure the test fault coverage, which can detect random pattern detectable faults and random pattern resistant faults in circuit under test. At last, some examples and several synthesized reference circuits are used to verify the feasibility of our proposal.

Key words: BIST;hybrid test vectors;multi-configurable LFSR;configuration vectors optimization

李鹏，颜学龙，孙元. 基于多配置LFSR的测试生成结构设计[J]. J4, 2014, 36(05): 814-820.

LI Peng,YAN Xuelong,SUN Yuan. Structure design of test pattern generator
based on multiconfigurable LFSR[J]. J4, 2014, 36(05): 814-820.

参考文献

［1］Xie Yongle，Sun Xiubin，Wang Yuwen,et al.A mixed mode BIST approach of digital integrated circuits［J］. Chinese Journal of Scientific Instrument，2006，27(4):367375.(in Chinese)
［2］Zhou Bin. Research on low cost deterministic BuiltIn SelfTest(BIST)［D］. Haerbin:Harbin Institute of Technology，2010.(in Chinese)
［3］Li Xin，Liang Huaguo，Chen Tian，et al. Low power deterministic builtin selftest based on folding counter［J］. Chinese Journal of Scientific Instrument，2011，32(12):15.(in Chinese)
［4］Yang Jixiang. Data domain test technology and instruments［M］. Beijing:Science Press，1990. (in Chinese)
［5］Xie Yongle，Chen Guangju.Deterministic test set based random test with multiple weighted set of digital integrated circuits［J］. Chinese Journal of Scientific Instrument，2002，23(6):576578. (in Chinese)
［6］Tan Enmin. Optimizing methods in the design of buildin selftest for digital circuits［D］. Shanghai:Shanghai Jiaotong University，2007.(in Chinese)
［7］Rozkovec M，Jenicek J，Novak O.Application dependent FPGA testing method using compressed deterministic test vectors［C］∥Proc of the 16th IEEE International on OnLine Testing Symposium，2010：192193.
［8］Yang Yi， Zhou Ruihua， Huang Weikang.On reseeding BIST schemes with variable lengths of test sequences［C］∥Proc of CTC’04，2004:215221. (in Chinese)
［9］Yong Zhiyan，Hong Wang，Zhi Jiayang, et al. A new LFSR reseeding method for BIST［C］∥Proc of the 8th IEEE International Conference on SolidState and Integrated Circuit Technology，2006:21452147.
［10］Hu Chen，Xu Gefu，Zhang Zhe，et al. BIST structure and test vector generation based on a controlled LFSR［J］. Journal of Circuits and Systems，2002，7(3):1316. (in Chinese)
［11］Yuan X,Chen C I H.Automated synthesis of a multiple sequence test generator using 2D LFSR［C］∥Proc of the 11th Annual IEEE International ASIC Conference.1998:7579.
［12］Chen C I H, George K. Configurable twodimensional linear feed back shifter registers for parallel and serial builtin selftest［J］. IEEE Transactions on Instrumentation and Measurement，2004，53(4):10051014.
［13］Gu Xiaochen，Zhang Minxuan. Multioutput fibonacci type LFSR based uniform random number generator:Design and analysis［J］. Computer Engineering & Science，2009，31(A1):8083. (in Chinese)
［14］Yang Guiyuan. Linear algebra［M］. Beijing:Electronic Science and Technology Press，2002. (in Chinese)
［15］Wang Xingquan. The essence of rowsimplest form and a new proof of its uniqueness［J］. Journal of Hexi University，2010，26(5):3134. (in Chinese)
［16］Zhang Xinhui，Chen C I H,Ckhakravarthy A.Structure design and optimization of 2D LFSRbased multisequence test generator in builtin selftest［J］.IEEE Transactions on Instrumentation and Measurement，2008，57(3):651663.
［17］Index of VLSI prj benchmarks synthesized［EB/OL］.［20130510］.http:∥service.felk.cvut.cz/vlsi/prj/ Benchmarks/Synthesized.
附中文参考文献：
［1］谢永乐，孙秀斌,王玉文，等.数字集成电路的混合模式内建自测试方法［J］.仪器仪表学报,2006,27(4):367375.
［2］周彬.低测试成本的确定性内建自测试的研究［D］.哈尔滨：哈尔滨工业大学，2010.
［3］李鑫，梁华国，陈田,等.基于折叠计数器的低功耗确定BIST方案［J］.仪器仪表学报,2011,32(12):15.
［4］杨吉祥.数据域测试技术及仪器［M］.北京:科学出版社,1990.
［5］谢永乐，陈光.基于确定性测试集的数字集成电路随机测试［J］.仪器仪表学报,2002,23(6):576578.
［6］谈恩民.数字电路BIST设计中的优化技术［D］.上海：上海交通大学,2007.
［8］杨懿，周瑞华，黄维康.变长序列重复播种内建自测试方案探讨［C］∥第三届中国测试学术会议,2004:215221.
［10］胡晨，许舸夫，张哲,等. 一种基于受控LFSR的内建自测试结构及其测试矢量生成［J］.电路与系统学报,2002,7(3):1316.
［13］谷晓忱，张民选.多输出外部反馈型LFSR均匀分布随机数生成器的分析与设计［J］.计算机工程与科学,2009,31(A1):8083.
［14］杨桂元.线性代数［M］.北京：电子科技出版社，2002.
［15］王兴泉.行最简形矩阵的实质及其唯一性的新证明［J］.河西学院学报,2010,26(5):3134.

[1]	秦盼1，王健2，朱芳1，焦贵忠1. SoC嵌入式存储器内建自修复方法[J]. 计算机工程与科学, 2019, 41(10): 1749-1754.
[2]	汪昱邝继顺. 用于k测试的BIST测试向量生成器[J]. J4, 2005, 27(4): 29-30.