[1] |
Dell T J. A white paper on the benefits of Chipkillcorrect ECC for PC server main memory[Z]. New York:IBM Microelectronics Division, 1997.
|
[2] |
Schroeder B, Pinheiro E, Weber W D. DRAM errors in the wild:A largescale field study[C]∥Proc of ACM SIGMETRICS Performance Evaluation Review, 2009, 37(1):193204.
|
[3] |
Sridharan V, Liberty D. A study of DRAM failures in the field[C]∥Proc of IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, 2012:111.
|
[4] |
Neuberger G, de Lima Kastensmidt F G, Reis R. An automatic technique for optimizing ReedSolomon codes to improve fault tolerance in memories[J]. IEEE Design & Test, 2005, 22(1):5058.
|
[5] |
Sridharan V, Liberty D. A field study of DRAM errors[J]. Studies, 2012, 3(5):1.
|
[6] |
Hwang A A,Stefanovici I A,Schroeder B.Cosmic rays don’t strike twice:Understanding the nature of DRAM errors and the implications for system design[J]. ACM SIGARCH Computer Architecture News, 2012, 40(1):111122.
|
[7] |
IBM Chipkill memory—advanced ECC memory for the IBM Netfinity 7000 M10 [Z]. New York:IBM Personal Computer Company, 1999.
|
[8] |
Locklear D. Chipkill correct memory architecture[Z]. Texas, USA:Dell Enterprise Systems Group, 2000.
|
[9] |
Abdoo D G, Cabello J D. Error correction system for N bits using error correcting code designed for fewer than N bits:USA,U.S. Patent 5 490 155[P]. 19960206.
|
[10] |
Reed I S, Solomon G. Polynomial codes over certain finite fields[J]. Journal of the Society for Industrial & Applied Mathematics, 1960, 8(2):300304.
|
[11] |
Sarwate D V, Shanbhag N R. Highspeed architectures for ReedSolomon decoders[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001, 9(5):641655.
|
[12] |
Song M A, Kuo S Y. A low complexity design of Reed Solomon code algorithm for advanced RAID system[J]. IEEE Transactions on Consumer Electronics, 2007, 53(2):265273.
|
[13] |
Lee H.An areaefficient Euclidean algorithm block for ReedSolomon decoder[C]∥Proc of IEEE Annual Symposium on VLSI, 2003:209210.
|
[14] |
Raghupathy A, Liu K J R. Algorithmbased lowpower/highspeed ReedSolomon decoder design[J]. IEEE Transactions on Circuits and Systems II:Analog and Digital Signal Processing, 2000, 47(11):12541270.
|
[15] |
Cormen T H, Leiserson C E, Rivest R L, et al. Introduction to algorithms[M]. Cambridge:MIT press, 2001.
|