[1] |
Krizhevsky A,Sutskever I,Hinton G E.ImageNet classification with deep convolutional neural networks[C]∥Proc of the 25th International Conference on Neural Information Processing Systems,2012:1097-1105.
|
[2] |
Simonyan K,Zisserman A.Very deep convolutional networks for large-scale image recognition[J].arXiv:1409.1556,2014.
|
[3] |
Szegedy C,Liu W,Jia Y,et al.Going deeper with convolutions[C]∥Proc of the IEEE Conference on Computer Vision and Pattern Recognition,2015:1-12.
|
[4] |
He K,Zhang X,Ren S,et al.Deep residual learning for image recognition[C]∥Proc of the IEEE Conference on Computer Vision and Pattern Recognition,2016:770-778.
|
[5] |
Girshick R,Donahue J,Darrell T,et al.Rich feature hierarchies for accurate object detection and semantic segmentation[C]∥Proc of the IEEE Conference on Computer Vision and Pattern Recognition,2014:580-587.
|
[6] |
Girshick R.Fast R-CNN[C]∥Proc of the IEEE International Conference on Computer Vision,2015:1440-1448.
|
[7] |
Liu W,Anguelov D,Erhan D,et al.SSD:Single shot multibox detector[C]∥Proc of European Conference on Computer Vision,2016:21-37.
|
[8] |
Redmon J,Divvala S,Girshick R,et al.You only look once:Unified,real-time object detection[C]∥Proc of the IEEE Conference on Computer Vision and Pattern Recognition,2016:779-788.
|
[9] |
Cloutier J, Cosatto E,Pigeon S,et al.VIP:An FPGA-based processor for image processing and neural networks[C]∥Proc of the 5th International Conference on Microelectronics for Neural Networks,1996:330-336.
|
[10] |
Zhang C,Li P,Sun G,et al.Optimizing FPGA-based accele- rator design for deep convolutional neural networks[C]∥Proc of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays,2015:161-170.
|
[11] |
Ghaffari S,Sharifian S.FPGA-based convolutional neural network accelerator design using high level synthesize[C]∥Proc of the 2016 2nd International Conference of Signal Processing and Intelligent Systems,2016:1-6.
|
[12] |
Lu L,Liang Y,Xiao Q,et al.Evaluating fast algorithms for convolutional neural networks on FPGAs[C]∥Proc of the IEEE 25th Annual International Symposium on Field- Programmable Custom Computing Machines,2017:101-108.
|
[13] |
Li H,Fan X,Jiao L,et al.A high performance FPGA-based accelerator for large-scale convolutional neural networks[C]∥Proc of the 2016 26th International Conference on Field Programmable Logic and Applications,2016:1-9.
|
[14] |
Venieris S I,Bouganis C S.FPGAConvNet:A framework for mapping convolutional neural networks on FPGAs[C]∥Proc of the IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines,2016:40-47.
|
[15] |
Redmon J, Farhadi A.YOLOv3:An incremental improvement[J].arXiv:1804.02767,2018.
|
[16] |
Ioffe S,Szegedy C.Batch normalization:Accelerating deep network training by reducing internal covariate shift[J].arXiv:1502.03167,2015.
|
[17] |
Song Z,Liu Z,Wang D.Computation error analysis of block floating point arithmetic oriented convolution neural network accelerator design[J].arXiv:1709.07776,2017.
|
[18] |
Lu Zhi-jian.Research on the parallel structure of convolutional neural network based on FPGA [D].Harbin:Harbin Engineering University,2013.(in Chinese)
|
[19] |
Zhang Li-li.Research on acceleration of Tiny-YOLO convolutional neural network based on HLS [D].Chongqing:Chongqing University,2017.(in Chinese)
|
[20] |
Nguyen D T,Nguyen T N,Kim H,et al.A high-throughput and power-efficient FPGA implementation of YOLO CNN for object detection[J].IEEE Transactions on Very Large Scale Integration Systems,2019,27(8):1861-1873.
|
|
附中文参考文献:
|
[18] |
陆志坚,基于FPGA的卷积神经网络并行结构研究[D].哈尔滨:哈尔滨工程大学,2013.
|
[19] |
张丽丽,基于HLS的Tiny-YOLO卷积神经网络加速研究[D].重庆:重庆大学,2017.
|