[1] |
Lee H,Cho K,Kim H,et al.Electrical performance of high bandwidth memory(HBM) interposer channel in terabyte/s bandwidth graphics module[C]∥Proc of International 3D Systems Integration Conference,2015:49-52.
|
[2] |
Cho K,Kim Y,Lee H,et al.Signal integrity design and analysis of differential high-speed serial links in silicon interposer with through-silicon via[J].IEEE Transactions on Components,Packaging and Manufacturing Technology,2019,9(1):107-121.
|
[3] |
Choi S,Kim H,Kim K,et al.Signal integrity analysis of silicon/glass/organic interposers for 2.5D/3D interconnects[C]∥Proc of Electronic Components and Technology Confe-rence,2017:2139-2144.
|
[4] |
Cho K, Lee H,Kim J.Signal and power integrity design of 2.5D HBM (High bandwidth memory module) on SI interposer[C]∥Proc of 2016 Pan Pacific Microelectronics Symposium,2016:1-5.
|
[5] |
Choi S,Kim H,Jung D H,et al.Eye-diagram estimation and analysis of High-Bandwidth Memory (HBM) interposer channel with crosstalk reduction schemes on 2.5D and 3D IC[C]∥Proc of IEEE International Symposium on Electromagnetic Compatibility,2016:425-429.
|
[6] |
Cho K,Kim Y,Lee H,et al.Signal integrity design and analysis of silicon interposer for GPU-memory channels in high-bandwidth memory interface[J].IEEE Transactions on Components,Packaging and Manufacturing Technology,2018,8(9):1658-1671.
|
[7] |
Lee H,Cho K,Kim H,et al.Design and signal integrity analy- sis of high bandwidth memory (HBM) interposer in 2.5D terabyte/s bandwidth graphics module[C]∥Proc of 2015 IEEE 24th Electrical Performance of Electronic Packaging and Systems,2016:145-148.
|
[8] |
Ping Ye,Wang Hai-dong,Wang Zhi,et al.The layout design and electronic simulation for coarse interposer RDL of the high speed 2.5D package[J].Science Technology and Engineering,2014,14(23):61-65.(in Chinese)
|
[9] |
Mo Ning-ji,Guan Ning,Jiang Jian-fei,et al.Design optimization of high speed interconnect on silicon interposer[J].Microelectronics & Computer,2018,35(8):21-25.(in Chinese)
|
[10] |
High bandwidth memory DRAM:
|
|
JESD235D[S].JEDEC Solid State Technology Association, 2020-03.
|
[11] |
Johnson H W, Graham M.High-speed digital design:A handbook of black magic[M].New Jersy:Pearson Education,2003.
|
[12] |
Li Chuan,Zheng Hao,Mao Zhi-hui.A passive test method of crosstalk characteristics on high-speed backplane [C]∥Proc of the 20th National Conference on Computer Engineering and Technology and 6th Microprocessor Forum,2016:2-8.(in Chinese)
|
|
附中文参考文献:
|
[8] |
平野,王海东,王志,等.粗线条的2.5D 硅转接板高速信号布线设计与仿真分析[J].科学技术与工程,2014,14(23):61-65.
|
[9] |
莫宁基,关宁,蒋剑飞,等.硅中介层中高速互连的优化设计[J].微电子学计算机,2018,35(8):21-25.
|
[12] |
李川,郑浩,毛智辉.一种高速背板串扰特性的无源测试方法[C]∥第二十届计算机工程与工艺年会暨第六届微处理器技术论坛论文集,2016:2-8.
|