[1] |
Moore G E.Cramming more components onto integrated circuits[J].Electronics,1965,38(8):1-4.
|
[2] |
Tao Jian-hua,Chen Yun-ji.Current status and consideration on brain-like computing chip and brain-like intelligent robot[J].Bulletin of the Chinese Academy of Sciences,2016,31(7):803-811.(in Chinese)
|
[3] |
Li S M, Guo S S, Zhang L M,et al.SNEAP:A fast and efficient toolchain for mapping large-scale spiking neural network onto NoC-based neuromorphic platform[C]∥Proc of ACM Great Lakes Symposium on VLSI,2020:9-14.
|
[4] |
Wang Xiu-qing, Zeng Hui, Han Dong-mei, et al. Brain- inspired computing based on pulsed neural networks[J].Journal of Beijing University of Technology,2019,45(12):1277-1286.(in Chinese)
|
[5] |
Kumar S,Jantsch A,Millberg M,et al.A network on chip architecture and design methodology[C]∥Proc of IEEE Computer Society Annual Symposium on VLSI,2002:117-124.
|
[6] |
Hu C,Meyer M C,Jiang X,et al.A fault-tolerant Hamiltonian-based odd-even routing algorithm for network-on-chip[C]∥Proc of 2020 35th International Technical Conference on Circuits/Systems,Computers and Communications,2020:217-222.
|
[7] |
Benini L,De-Micheli G.Networks on chips:A new SoC paradigm[J].Computer,2002,35(1):70-78.
|
[8] |
Marculescu R,Hu J C,Ogras U Y.Key research problems in NoC design[C]∥Proc of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis,2005:69-74.
|
[9] |
Dally W J,Towles B P.Principles and practices of interconnection network[J].San Francisco:Morgan Kaufmann Publishers Inc,2004.
|
[10] |
Zhang Da-kun,Huang Cui,Song Guo-zhi.Survey on three-dimensional network-on-chip[J].Journal of Software,2016,27(1):155-187.(in Chinese)
|
[11] |
Pande P P,Grecu C,Jones M,et al.Performance evaluation and design trade-offs for network-on-chip interconnect architectures[J].IEEE Transactions on Computers,2005,54(8):1025-1040.
|
[12] |
Bahn J H,Lee S E,Bagherzadeh N.Design of a router for network-on-chip[J]. International Journal of High Performance Systems Architecture,2007,1(2):98-105.
|
[13] |
Sen A,Datta A,De M.Fault tolerant wormhole routing for complete exchange in multi-mesh[C]∥Proc of 2018 International Conference on Computational Techniques,Electronics and Mechanical Systems (CTEMS),2018:415-420.
|
[14] |
Ebrahimi M,Daneshtalab M,Plosila J.Fault-tolerant rout- ing algorithm for 3D NoC using Hamiltonian path strategy[C]∥Proc of 2013 Design,Automation & Test in Europe Conference & Exhibition (DATE),2013:1601-1604.
|
[15] |
Yuan C, Dong X, Xiang J. Deadlock-free adaptive 3D network-on-chips routing algorithm with repetitive turn concept[J].IET Communications,2020,14(11):1783-1792.
|
[16] |
Huang P T, Hwang W.An adaptive congestion-aware rout- ing algorithm for mesh network-on-chip platform[C]∥Proc of 2009 IEEE International Soc Conference,2009:375-378.
|
[17] |
Domke J, Hoefler T, Matsuoka S. Routing on the dependency graph:A new approach to deadlock-free high- performance routing[C]∥Proc of the 25th ACM International Symposium on High-Performance Parallel and Distributed Computing,2016:3-14.
|
|
附中文参考文献:
|
[2] |
陶建华,陈云霁.类脑计算芯片与类脑智能机器人发展现状与思考[J].中国科学院院刊,2016,31(7):803-811.
|
[4] |
王秀青,曾慧,韩东梅,等.基于脉冲神经网络的类脑计算[J].北京工业大学学报,2019,45(12):1277-1286.
|
[10] |
张大坤,黄翠,宋国治.三维片上网络研究综述[J].软件学报,2016,27(1):155-187.
|