[1]Akkas A, Schulte M.A Quadruple Precision and Dual Double Precision FloatingPoint Multiplier[C]∥Proc of Euromicro Symp Digital System Design (DSD’03),2003:7681.
[2]IEEE Standard for FloatingPoint Arithmetic[S].ANSI/IEEE Standard 7542008,IEEE,2008.
[3]Hormati A, Choi Y, Woh M, et al. MacroSS:MacroSIMDization of Streaming Applications[C]∥Proc of the Fifteenth Edition of ASPLOS,2010:285296.
[4]Thakkar S,Huff T.Internet Streaming SIMD Extensions[J].Computer,1999,32(12):2634.
[5]Jacobi C,Oh HJ,Tran K D,et al.The Vector FloatingPoint Unit in a Synergistic Processor Element of a CELL Processor[C]∥Proc of the 17th IEEE Symposium on Computer Arithmetic,2005:5967.
[6]Tyler J,Lent J,Mather A,et al. AltiVecTM: Bringing Vector Technology to the PowerPC Processor Family[C]∥Proc of IEEE International Conference on Performance,Computing and Communication,1999:437444.
[7]Senthilvelan M, Schulte M J.A Flexible Arithmetic and Logic Unit for Multimedia Processing[C]∥Proc of the SPIE,2003:520528.
[8]Tan D,Danysh A,Liebelt M.MultiplePrecision FixedPoint Vector MultiplyAccumulator Using Shared Segmentation[C]∥Proc of ARITH16,2003:1219.
[9]Krithivasan S, Schulte M J. Multiplier Architectures for Media Processing[C]∥Proc of the 37th Asilomar Conference Signals,Systems,and Computers,2003:21932197.
[10]Huang L,et al,A New Architecture for MultiplePrecision FloatingPoint MultiplyAdd Fused Unit Design[C]∥Proc of the 18th ARITH,2007:6976.
[11]Gok M,Ozbilen M M. MultiFunctional FloatingPoint MAF Designs with Dot Product Support[J].Microelectronics Journal,2008,39(1):3043.
[12]Tan D,Lemonds C E,Schulte M J.LowPower MultiplePrecision Iterative FloatingPoint Multiplier with SIMD Support[J].IEEE Transactions on Computers,2009,58(2):175187.
[13]Montoye R K,Hokenek E,Runyon S L.Design of the IBM RISC System/6000 FloatingPoint Execution Unit[J]. IBM Journal of Research and Development,1990,34(1):6162.
[14]Tyagi A.A ReducedArea Scheme for CarrySelect Adders[J].IEEE Transactions on Computers,1993,42(10):11631170.
[15]Bruguera J, Lang T. LeadingOne Prediction with Concurrent Position Correction[J].IEEE Transaction on Computers,1999,48(10):298305. |