[1]Compton K,Hauk S. Reconfigurable computing:A survey of systems and software[J]. ACM Computing Surveys, 2002,34(2):171210.
[2]Hideharu A. A survey on dynamically reconfigurable processors[J]. IEICE Transactions on Communications, 2006,E89B(12):31793187.
[3]Flynn M.Some computer organizations and their effectiveness[J]. IEEE Transactions on Computers, 1972,21(9):948.
[4]Shen X B.Evolution of MPP SoC architecture techniques[J]. Science in ChinaSeries F:Information Science, 2008,51(6):756764.
[5]Hillis D. New computer architectures and their relationship to physics or why CS is no good[J]. International Journal of Theoretical Physics, 1982,21(3/4):255262.
[6]Quinn M J. Parallel programming in C with MPI and OpenMP[M]. NY:McGrawHill, 2004.
[7]Hennessey J, Patterson D. Computer architecture:A quantitative approach[M]. 4th Ed. San Francisco:Morgan Kauffmann, 2006.
[8]Veen A H. Dataflow machine architecture[J]. Computing Surveys, 1986,18(4)365396.
[9]Dennis J B, Misunas D P. A preliminary architecture for a basic dataflow processor[C]∥Proc of ISCA’75, 1975:125131.
[10]Kilts S. Advanced FPGA design:Architecture, implementation, and optimization[M]. New Jersey:WileyIEEE, 2006.
[11]Harris M. Mapping computational concepts to GPUs[C]∥Proc of ACM SIGGRAPH’05, 2005:1.
[12]Nickolls J, Dally W J. The GPU computing era[J]. IEEE Micro, 2010,30(2):5669.
[13]Keckler S W, McKinley K S, Dahlin M, et al. Scaling to the end of silicon with EDGE architectures[J]. IEEE Computer, 2004,37(7):4455.
[14]Silc J, Robic B, Ungerer T. Asynchrony in parallel computing:From dataflow to multithreading[J]. Journal of Parallel and Distributed Computing Practices, 1998,1(1):330.
[15]Woo D H, Lee H S. Extending Amdahl’s law for energyefficient computing in the manycore era[J]. IEEE Computer, 2008,41(12):2431.
[16]Keckler S W, Dally W J, Khailany B, et al. GPUS and the future of parallel computing[J]. IEEE Computer, 2011,44(9):717.
[17]Marowka A, Gan R. Back to thincore massively parallel processors[J]. IEEE Computer,2011,44(12):4954.
[18]Dhong S H, Takahashi O, Yoshihara H, et al. A 4.8GHz fully pipelined embedded SRAM in the streaming processor of a cell processor[C]∥Proc of IEEE International SolidState Circuits Conference,2005:486612.
[19]Li T, Baumberger D, Koufaty D A, et al. Efficient operating system scheduling for performanceasymmetric multicore architectures[C]∥Proc of the 2007 ACM/IEEE Conference on Supercomputing, 2007:1.
[20]Liu C L, Layland J W. Scheduling algorithms for multiprogramming in a hardrealtime environment[J]. Journal of the ACM, 1973,20(1):4661.
[21]Huang HC, Li T, Han JG. Simulator implementation and performance study of a polymorphous array computer[C]∥Proc of ISPA’13, 2013:1. |