[1]Sutherland I E, Sproull B F, Harris D L. Logical effort:Designing fast CMOS circuits[M]. San Mateo:Morgan Kaufmann, 1999.
[2]Sutherland I E, Sproull B F. Logical effort: Designing for speed on the back of an envelope[C]∥Proc of ARVLSI’91, 1991:116.
[3]Srinivasaraghavan S,Burleson W. Interconnect effort —A unification of repeater insertion and logical effort[C]∥Proc of IEEE Computer Society Annual Symposium on VLSI, 2003:5561.
[4]Morgenshtein A, Friedman E G, Ginosar R, et al. Unified logical effort—A method for delay evaluation and minimization in logic paths with RC interconnect [J]. IEEE Transactions on Very Large Scale in Integration (VLSI) Systems, 2010,18(5):689696.
[5]Ma S, Franzon P. Energy control and accurate delay estimation in the design of CMOS buffers[J]. IEEE Journal of SolidState Circuits,1994,29(9):11501153.
[6]Wang C C,Markovic D.Delay estimation and sizing of CMOS logic using logical effort with slope correction[J]. IEEE Transactions on Circuits and SystemsII:Express Briefs, 2009,56(8):634638.
[7]Hedenstierna N, Jeppson K O. CMOS circuit speed and buffer optimization[J]. IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, 1987,6(2):270281.
[8]Lasbouygues B, Engels S, Wilson R, et al. Logical effort model extension to propagation delay representation[J]. IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, 2006,25(9):16771684.
[9]Sakurai T, Newton A R. Delay analysis of seriesconnected MOSFET circuits[J]. IEEE Journal of SolidState Circuits, 1991,26(2):122131.
[10]Sodini C, PingKeung Ko, Moll J. The effect of high fields on MOS device and circuit performance[J]. IEEE Transactions on Electron Devices, 1984,31(10):13861393.
[11]Muller R, Kamins T, Chan M. Device electronics for integrated circuitss[M]. 3rd ed. New York:John Wiley & Sons,2003.
[12]Toh K, Ko P, Meyer R. An engineering model for shortchannel MOS devices [J]. IEEE Journal of SolidState Circuits, 1988,23(4):950958.
[13]Takeuchi K, Fukuma M. Effects of the velocity saturated region on MOFET characteristics[J]. IEEE Transactions on Electron Devices, 1994,41(9):15451552.
[14]Chen K, Wann H, Dunster J, et al. MOSFET carrier mobility model based on gate oxide thickness threshold and gate voltages[J]. SolidState Electronics, 1996,39(10):15151518.
[15]Chen K, Hu C, Fang P, et al. Predicting CMOS speed with gate oxide and voltage scaling and interconnect loading effects[J]. IEEE Transactions on Electron Devices, 1997,40(11):19511957. |