［1］Sodani A. Intel Xeon Phi processor “knights landing” architectural overview［EB/OL］.［20151117］. http:∥www.nersc.gov/assets/uploads/KNLISC2015WorkshopKeynote.pdf.
［2］Johnson D R,Johnson M R,Kelm J H,et al. Rigel:A 1，024core singlechip accelerator architecture［J］. IEEE Micro,2011,31（4）:3041.
［3］Ahn J,Yoo S,Choi K. Dynamic power management of offchip links for hybrid memory cubes［C］∥Proc of the 51st  ACM Annual Design Automation Conference,2014:16．
［4］Park S,Park I. Historybased memory mode prediction for improving memory performance［C］∥Proc of the 2003 IEEE International Symposium on Circuits and Systems,2003:185188．
［5］Miura S, Ayukawa K, Watanabe T. A dynamicSDRAMmodecontrol scheme for lowpower systems with a 32bit RISC CPU［C］∥Proc of  the  ACM 2001 International Symposium on Low Power Electronics and Design,2001:358363．
［6］Xu Y, Agarwal A S, Davis B T. Prediction in dynamic SDRAM controller policies［C］∥Proc of the 9th International Workshop on Embedded Computer Systems:Architectures,Modeling,and Simulation,2009:128138．
［7］Awasthi M,Nellans D W,Balasubramonian R,et al. Prediction based DRAM rowbuffer management in the manycore era［C］∥Proc of the 11th IEEE International Conference on Parallel Architectures and Compilation Techniques,2011:183184．
［8］Xie M,Tong D,Feng Y,et al. Page policy control with memory partitioning for DRAM performance and power efficiency［C］∥Proc of the 2013  IEEE International Symposium on Low Power Electronics and Design,2013:298303．
［9］Kahn O D,Wilcox J R. Method for dynamically adjusting a memory page closing policy:U.S. Patent 6799241［P］. 2004928．
［10］Sander B T,Madrid P E,Smaus G W. Dynamic idle counter threshold value for use in memory paging policy:U.S. Patent 6976122［P］. 20051213.
［11］Huan D,Li Z,Hu W,et al. Processor directed dynamic page policy ［C］∥Proc of the 11th AsiaPacific Computer Systems Architecture Conference,2006:109122．
［12］Binkert N,Beckmann B,Black G,et al. The gem5 simulator［J］. ACM SIGARCH Computer Architecture News,2011,39（2）:17．