[1]Dally W J,Towles B P. Principles and practices of interconnection networks[M]. New York:Elsevier,2004.
[2]Kim J. Highradix interconnection networks[D]. Palo Alto:Stanford University,2008.
[3]Satpathy S,Das R,Dreslinski R,et al. High radix selfarbitrating switch fabric with multiple arbitration schemes and quality of service[C]∥Proc of the 49th ACM Annual Design Automation Conference,2012: 406411.
[4]Kim J,Dally W J,Abts D. Flattened butterfly: a costefficient topology for highradix networks[J]. ACM SIGARCH Computer Architecture News,2007,35(2): 126137.
[5]Scott S,Abts D,Kim J,et al. The blackwidow highradix clos network[J]. ACM SIGARCH Computer Architecture News,2006,34(2): 1628.
[6]Kim J,Dally W J,Towles B,et al. Microarchitecture of a highradix router[J]. ACM SIGARCH Computer Architecture News,2005,33(2): 420431.
[7]Alverson R,Roweth D,Kaplan L. The gemini system interconnect[C]∥Proc of 2010 18th IEEE Symposium on High Performance Interconnects,2010: 8387.
[8]Faanes G, Bataineh A, Roweth D, et al. Cray cascade: A scalable HPC system based on a Dragonfly network[C]∥Proc of the International Conference on High Performance Computing,Networking,Storage and Analysis,2012: 103.
[9]Yang X J,Liao X K,Lu K,et al. The TianHe1A supercomputer: Its hardware and software[J]. Journal of Computer Science and Technology,2011,26(3): 344351.
[10]Liao X K,Pang Z B,Wang K F,et al. High performance interconnect network for Tianhe system[J]. Journal of Computer Science and Technology,2015,30(2): 259272.
[11]Chrysos N,Katevenis M. Scheduling in nonblocking buffered threestage switching fabrics[C]∥Proc of INFOCOM,2006: 113.
[12]Kim J,Dally W,Dally J,et al. Adaptive routing in highradix clos network[C]∥Proc of the ACM/IEEE SC 2006 Conference,2006: 7.
[13]Kao Y H,Alfaraj N,Yang M,et al. Design of highradix clos networkonchip[C]∥Proc of 2010 4th ACM/IEEE International Symposium on NetworksonChip(NOCS),2010: 181188.
[14]Fang M,Chen S,Wang K. Achieving high throughput in highradix switch[C]∥Proc of IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications(TrustCom),2011:14521456.
[15]Jeloka S,Das R,Dreslinski R G,et al. HiRise: A highradix switch for 3D integration with singlecycle arbitration[C]∥Proc of 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture(MICRO),2014: 471483.
[16]Motoyoshi M. Throughsilicon via (TSV)[J]. Proceedings of the IEEE,2009,97(1): 4348.
[17]Sewell K,Dreslinski R G,Manville T,et al. Swizzleswitch networks for manycore systems[J]. IEEE Journal on Emerging and Selected Topics in Circuits and Systems,2012,2(2): 278294.
[18]Passas G,Katevenis M,Pnevmatikatos D. Crossbar NoCs are scalable beyond 100 nodes[J]. IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems,2012,31(4): 573585.
[19]Ahn J H,Choo S,Kim J. Network within a network approach to create a scalable highradix router microarchitecture[C]∥Proc of 2012 IEEE 18th International Symposium on High Performance Computer Architecture (HPCA),2012: 112.
[20]Ahn J H,Son Y H,Kim J. Scalable highradix router microarchitecture using a network switch organization[J]. ACM Transactions on Architecture and Code Optimization (TACO),2013,10(3): 17.
[21]Chrysos N,Minkenberg C,Rudquist M,et al. SCOC: Highradix switches made of bufferless clos networks[C]∥Proc of 2015 IEEE 21st International Symposium on High Performance Computer Architecture(HPCA),2015: 402414.
[22]Underwood K D,Borch E,Sizer J,et al. Evaluating ondie interconnects for a 4 TB/s router[C]∥Proc of the 27th International ACM Conference on International Conference on Supercomputing,2013: 203212.
[23]Grot B,Hestness J,Keckler S W,et al. Express cube topologies for onchip interconnects[C]∥Proc of IEEE 15th International Symposium on High Performance Computer Architecture,2009: 163174.
[24]Chao H J,Jing Z,Liew S Y. Matching algorithms for threestage bufferless Clos network switches[J]. Communications Magazine,2003,41(10): 4654.
[25]Knights A P. Silicon photonics[M]. Bristol: IOP Publishing,2008.
[26]Joshi A, Batten C, Kwon Y J, et al. Siliconphotonic clos networks for global onchip communication[C]∥Proc of the 2009 3rd ACM/IEEE International Symposium on NetworksonChip, 2009: 124133.
[27]Krishnamoorthy A V,Ho R,Zheng X,et al. Computer systems based on silicon photonic interconnects[J]. Proceedings of the IEEE,2009,97(7): 13371361.
[28]Rong H,Jones R,Liu A,et al. A continuouswave Raman silicon laser[J]. Nature,2005,433(7027): 725728.
[29]The 50 Gbps Si Photonics Link[EB/OL].[20160213].http:∥www.intel.com/.
[30]Binkert N,Davis A,Jouppi N P,et al. The role of optics in future high radix switch design[C]∥Proc of 2011 38th Annual International Symposium on Computer Architecture(ISCA),2011: 437447.
[31]Binkert N,Davis A,Jouppi N P,et al. Optical high radix switch design[J]. IEEE Micro,2012,32(3): 100109.
[32]Mora G,Flich J,Duato J,et al. Towards an efficient switch architecture for highradix switches[C]∥Proc of the 2006 ACM/IEEE Symposium on Architecture for Networking and Communications Systems,2006: 1120.
[33]Eberle H, Garcia P J, Flich J, et al. Highradix crossbar switches enabled by proximity communication[C]∥Proc of the 2008 ACM/IEEE Conference on Supercomputing,2008: 32.
[34]Kim J,Balfour J,Dally W. Flattened butterfly topology for onchip networks[C]∥Proc of the 40th Annual IEEE/ACM International Symposium on Microarchitecture,2007: 172182.
[35]Oki E,Jing Z,RojasCessa R,et al. Concurrent roundrobinbased dispatching schemes for Closnetwork switches[J]. IEEE/ACM Transactions on Networking,2002,10(6): 830844.
[36]Haney M,Nair R,Gu T. Chipscale integrated optical interconnects:A key enabler for future highperformance computing[C]∥Proc of SPIE—International Society for Optics and Photonics,2012: 82670X82670X12.
[37]Jiang N, Kim J, Dally W J. Indirect adaptive routing on large scale interconnection networks[J]. ACM SIGARCH Computer Architecture News,2009,37(3): 220231.
[38]Cray XC Series Network[EB/OL].[20160213].http:∥www.cray.com/. |