[1]Zhang Ting.Research on key technology of accelerating floatingpoint matrix multiplication based on FPGA in embedded environment [D].Changsha:Hunan University,2013:361367.(in Chinese)
[2]Jang JW,Choi S, Prasanna V K. Area and time efficient implementation of matrix multiplication on FPGAs[C]∥Proc of the International Conference on FieldProgrammable Technology(FPT’02),2002:93100.
[3]Zhuo L, Prasanna V. Scalable and modular algorithms for floatingpoint matrix multiplication on FPGAs[C]∥Proc of the 18th International Parallel and Distributed Processing Symposium,2004:92.doi:10.1109/IPDPS.2004.1303036.
[4]Jang JW,Choi S, Prasanna V K. Energy and timeefficient matrix multiplication on FPGAs[C]∥Proc of the International Conference on VLSI Design(VLSI’2005),2005:13051319.
[5]Dou Y,Vassiliadis S,Kuzmanov G K.64bit floatingpoint FPGA matrix multiplication[C]∥Proc of the International Symposium on FieldProgrammable Gate Arrays (FPGA’05),2005:8695.
[6]Zhuo L, Prasanna V K. Scalable and modular algorithms for floatingpoint matrix multiplication on reconfigurable computing systems [J].IEEE Transactions on Parallel and Distributed Systems,2007,18(4):433448.
[7]Kumar V, Joshi S, Patkar S, et al. FPGA based high performance Doubleprecision matrixc multiplication[C]∥Proc of the International Conference on VLSI Design(VLSI’2009):341346.
[8]Jovanovic Z,Milutinovic V.FPGA accelerator for floatingpoint matrix multiplication [J].IET Computers & Digital Techniques,2012,6(4):249256.
[9]Krizhevsky A,Sutskever I,Hinton G E.Imagenet classification with deep convolutional neural networks [J].Advanced in Neural Information Processing Systems,2012,25(2):10971105.
附中文参考文献:
[1]张婷.嵌入式环境下浮点矩阵乘法的FPGA加速关键技术研究[D].长沙:湖南大学,2013:361367. |