[1] |
Flynn M J,Wayne L.Computer system design:System-on-chip [M].New Jersey :John Wiley & Sons Inc. Publication, 2011.
|
[2] |
Sklyarov V,Skliarova I,Silva J,et al.Hardware/software co-design for programmable systems-on-chip [M].Tallinn:TUT Press,2014.
|
[3] |
Staunstrup J,Wolf W.Hardware/software co-design:Principles and practice [M].Berlin:Springer Science & Business Media,2013.
|
[4] |
Waterman A,Lee Y,Patterson D A,et al.The RISC-V instruction set manual, volume I: User-level ISA,version 2.1 [R].Berkeley,CA: University of California,Berkeley,2016.
|
[5] |
Bao Yun-gang.Some thoughts on India's adoption of RISC-V as its national instruction set [J].Communications of CCF,2018,14(1): 38-44.(in Chinese)
|
[6] |
Waterman A S.Design of the RISC-V instruction set architecture[D].Berkeley:University of California,2016.
|
[7] |
De A,Basu A,Ghosh S,et al.FIXER: Flow integrity extensions for embedded RISC-V [C] ∥Proc of 2019 Design,Automation & Test in Europe Conference & Exhibition,2019: 348-353.
|
[8] |
Morales H,Duran C,Roa E.A low-area direct memory access controller architecture for a RISC-V based low-power microcontroller [C] ∥Proc of the 10th IEEE Latin American Symposium on Circuits & Systems,2019: 97-100.
|
[9] |
Calicchia L,Ciotoli V,Cardarilli G C,et al.Digital signal processing accelerator for RISC-V [C] ∥Proc of the 26th IEEE International Conference on Electronics,Circuits and Systems,2019: 703-706.
|
[10] |
Li Z H,Hu W,Chen S.Design and implementation of CNN custom processor based on RISC-V architecture [C] ∥Proc of the 21st IEEE International Conference on High Performance Computing and Communications;the 17th IEEE International Conference on Smart City;the 5th IEEE International Conference on Data Science and Systems,2019:1945-1950.
|
[11] |
Tehrani E,Graba T,Merabet A S,et al.RISC-V extension for lightweight cryptography [C] ∥Proc of the 23rd Euromicro Conference on Digital System Design,2020: 222-228.
|
[12] |
Chen C,Xiang X,Liu C,et al.Xuantie-910: A commercial multi-core 12-stage pipeline out-of-order 64-bit high performance RISC-V processor with vector extension : Industrial product [C] ∥Proc of the 47th ACM/IEEE Annual International Symposium on Computer Architecture,2020: 52-64.
|
[13] |
Gray J.GRVI Phalanx: A massively parallel RISC-V FPGA accelerator accelerator [C] ∥Proc of the 24th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines,2016: 17-20.
|
[14] |
Patsidis K,Nicopoulos C,Sirakoulis G C,et al.RISC-V2: A scalable RISC-V vector processor [C] ∥Proc of 2020 IEEE International Symposium on Circuits and Systems,2020:1-5.
|
[15] |
Hller R,Haselberger D,Ballek D,et al.Open-source RISC-V processor IP cores for FPGAs—Overview and evaluation [C] ∥Proc of the 8th Mediterranean Conference on Embedded Computing,2019: 1-6.
|
[16] |
Yu Zi-hao, Liu Zhi-gang, Li Yi-wei, et al. Practice of chip agile development: Labeled RISC-V [J].Journal of Computer Research and Development,2019,56(1):35-48.(in Chinese)
|
[17] |
Hu Zhen-bo. A step-by-step tutorial on CPU design: RISC-V processor [M].Beijing:People’s Posts and Telecommunications Press,2018.(in Chinese)
|
[18] |
Hummingbird E203 core [EB/OL].[2021-01-15].https:∥Proc of github.com/riscv-mcu/e203_hbirdv2.
|
[19] |
Oleksiak A,Cieslak S,Marcinek K,et al.Design and verification environment for RISC-V processor cores [C] ∥Proc of the 26th International Conference on Mixed Design of Integrated Circuits and Systems,2019: 206-209.
|
[20] |
Poorhosseini M,Nebel W,Grüttner K.A compiler comparison in the RISC-V ecosystem [C] ∥Proc of 2020 International Conference on Omni-layer Intelligent Systems,2020: 1-6.
|
[21] |
Perfv Inc.Doc · Perf-V [EB/OL].[2021-01-15].http:∥Proc of www.perfv.org/document.html.
|
[22] |
Chen Y R,Liao H H,Chang C H,et al.Experiments and optimizations for TVM on RISC-V architectures with P extension [C] ∥Proc of 2020 International Symposium on VLSI Design,Automation and Test,2020:1-4.
|
[23] |
Li Chun-jiang,Du Yun-fei,Ni Xiao-qiang,et al.Implement- ing compiler backend for vector processing unit of FT processor based on GCC [J].Computer Science,2013,40(12): 19-22.(in Chinese)
|
[24] |
Hummingbird E203 SDK [EB/OL].[2021-01-15].https://github.com/riscv-mcu/hbird-sdk/.
|
[25] |
OpenOCD. Open on-chip debugger [EB/OL].[2021-01-15].http://openocd.org/.
|
|
附中文参考文献:
|
[5] |
包云岗.关于RISC-V成为印度国家指令集的一些看法 [J].中国计算机学会通讯,2018,14(1): 38-44.
|
[16] |
余子濠,刘志刚,李一苇,等.芯片敏捷开发实践:标签化RISC-V [J].计算机研究与发展,2019,56(1): 35-48.
|
[17] |
胡振波.手把手教你设计CPU——RISC-V处理器篇 [M].北京:人民邮电出版社,2018.
|
[23] |
李春江,杜云飞,倪晓强,等.基于GCC实现飞腾处理器向量处理单元的编译器后端 [J].计算机科学,2013,40(12): 19-22.
|