[1] |
Prinzie J,Steyaert M,Leroux P,et al.A single-event upset robust,2.2 GHz to 3.2 GHz,345 fs jitter PLL 366 with triple-modular redundant phase detector in 65 nm CMOS[C]∥Proc of 2016 IEEE Asian Solid-State Circuits Conference,2016:285-288.
|
[2] |
Yuan H Z, Chen J J, Liang B,et al.An SEU/SET-tolerant phase frequency detector with double-loop self-sampling technology for clock data recovery[J].IEEE Transactions on Nuclear Science,2019,66(7):1483-1490.
|
[3] |
Rau M, Oberst T,Lares R,et al.Clock/data recovery PLL using half-frequency clock[J].IEEE Journal of Solid-State Circuits,1997,32(7):1156-1159.
|
[4] |
Denier U.Analysis and design of an ultralow-power CMOS relaxation oscillator[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2010,57(8):1973-1982.
|
[5] |
Savanth A,Weddell A S,Myers J,et al.A sub-nW/kHz relaxation oscillator with ratioed reference and sub-clock power gated comparator[J].IEEE Journal of Solid-State Circuits,2019,54(11):3097-3106.
|
[6] |
Lee J,Park P,Cho S H,et al.5.10 A 4.7 MHz 53 μW fully differential CMOS reference clock oscillator with -22 dB worst-case PSNR for miniaturized SoCs[C]∥Proc of 2015 IEEE International Solid-State Circuits Conference,2015:1-3.
|
[7] |
Allen P E,Holberg D R.CMOS analog circuit design[M].New York:Oxford University Press,2002.
|
[8] |
Chen B C,Pokharel R K,Thapa S K,et al.Design of 50-GHz low phase noise VCO employing two-branches DGS resonator in 0.18-um CMOS technology[J].IEEE Microwave and Wireless Components Letters,2022,32(10):1203-1206.
|
[9] |
Chou E,Iotti L,Niknejad A.Design of an inductor-less 72-GHz 2∶1 CMOS CML frequency divider with dual-core VCO[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2022,69(6):2752-2756.
|
[10] |
Hossain A,Lee S B,Byeon C W.30-GHz low-phase-noise VCO with negative transconductance optimization in 65-nm CMOS[J].IEEE Microwave and Wireless Technology Letters,2023,33(1):59-62.
|
[11] |
Guo H,Chen Y,Yang C W,et al.A millimeter-wave CMOS VCO featuring a mode-ambiguity-aware multi-resonant- RLCM tank[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2022,69(1):172-185.
|
[12] |
张正,张延华,温晓伟,等.采用可调谐高Q有源电感的高优值VCO的研究[J]. 电子器件,2021,44(2):272-277.
|
|
Zhang Zheng, Zhang Yan-hua, Wen Xiao-wei, et al. A high figure-of-merit VCO using tunable and high Q active inductor[J]. Chinese Journal of Electron Devices,2021,44(2):272-277.
|