深亚微米工艺下逻辑功效法延时估算的改进

J4 ›› 2014, Vol. 36 ›› Issue (04): 589-595.

深亚微米工艺下逻辑功效法延时估算的改进

毕卓1,陈晓君2

(1.上海大学机电工程与自动化学院,上海 200072；2.上海大学微电子研发中心,上海 200072)

收稿日期:2013-08-20 修回日期:2013-11-14 出版日期:2014-04-25 发布日期:2014-04-25

Improving delay estimation in logical
effort under deep sub-micron technology

BI Zhuo1,CHEN Xiaojun2

(1.School of Mechatronic Engineering and Automation,Shanghai University,Shanghai 200072;
2.Microelectronics R&D Center,Shanghai University,Shanghai 200072,China）

Received:2013-08-20 Revised:2013-11-14 Online:2014-04-25 Published:2014-04-25

摘要/Abstract

摘要：

逻辑功效法延时估算是由Sutherland I E提出的，可以在设计初期快速估算逻辑门和逻辑电路的延时，减小逻辑电路设计的难度。但是，随着深亚微米CMOS工艺的普及，短沟道效应开始影响经典逻辑功效法的正确性。为了提高逻辑功效法估算精度，提出一种考虑速度饱和效应的改进方法,该方法主要分两步：首先，考虑反相器PMOS与NMOS宽之比，精确估算反相器的延时，并归一化；然后，基于反相器的延时和速度饱和的影响，估算逻辑门的延时。仿真模型采用了美国亚利桑那州立大学的PTM 32nm、65nm、90nm和130nm的模型，45nm采用了北卡罗来纳州立大学的FreePDK的模型，结合hspice仿真。经实验数据对比，该方法对与非门延时的估算精度提高约10%。

关键词: 逻辑功效, 延时估算, 速度饱和, 深亚微米

Abstract:

The logical effect delay estimation method, proposed by Sutherland I E,can quickly estimate the delay of the logic gates and logic circuits and reduce the difficulty of logical circuits design at the beginning of design.With CMOS technology entering deep submicron, however, short channel effect has begun to affect the correctness of the method of classical logic effort. In order to improve the accuracy of logical effort estimation, the paper proposes an improvement method of logical effort based on the velocity saturation. This method contains two main steps. Firstly, the width ratio of PMOS and NMOS in inverter is considered to precisely estimate the inverter delay, which is normalized. Secondly, logical gate delay is estimated based on inverter delay and velocity saturation. In hspice simulation,32nm、65nm、90nm and 130nm from Arizona State University PTM (Predictive Technology Model), and 45nm from North Carolina State University FreePDK are used. Comparative experiment demonstrates that our method improves the accuracy of the NAND gates delay estimation, approximately by 10%.

Key words: logic effort；delay estimation；velocity saturation；deep sub-micron

毕卓1,陈晓君2. 深亚微米工艺下逻辑功效法延时估算的改进[J]. J4, 2014, 36(04): 589-595.

BI Zhuo1,CHEN Xiaojun2. Improving delay estimation in logical
effort under deep sub-micron technology [J]. J4, 2014, 36(04): 589-595.

参考文献

［1］Sutherland I E, Sproull B F, Harris D L. Logical effort:Designing fast CMOS circuits［M］. San Mateo:Morgan Kaufmann, 1999.
［2］Sutherland I E, Sproull B F. Logical effort: Designing for speed on the back of an envelope［C］∥Proc of ARVLSI’91, 1991:116.
［3］Srinivasaraghavan S,Burleson W. Interconnect effort —A unification of repeater insertion and logical effort［C］∥Proc of IEEE Computer Society Annual Symposium on VLSI, 2003:5561.
［4］Morgenshtein A, Friedman E G, Ginosar R, et al. Unified logical effort—A method for delay evaluation and minimization in logic paths with RC interconnect ［J］. IEEE Transactions on Very Large Scale in Integration (VLSI) Systems, 2010,18(5):689696.
［5］Ma S, Franzon P. Energy control and accurate delay estimation in the design of CMOS buffers［J］. IEEE Journal of SolidState Circuits,1994,29(9):11501153.
［6］Wang C C,Markovic D.Delay estimation and sizing of CMOS logic using logical effort with slope correction［J］. IEEE Transactions on Circuits and SystemsII:Express Briefs, 2009,56(8):634638.
［7］Hedenstierna N, Jeppson K O. CMOS circuit speed and buffer optimization［J］. IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, 1987,6(2):270281.
［8］Lasbouygues B, Engels S, Wilson R, et al. Logical effort model extension to propagation delay representation［J］. IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, 2006,25(9):16771684.
［9］Sakurai T, Newton A R. Delay analysis of seriesconnected MOSFET circuits［J］. IEEE Journal of SolidState Circuits, 1991,26(2):122131.
［10］Sodini C, PingKeung Ko, Moll J. The effect of high fields on MOS device and circuit performance［J］. IEEE Transactions on Electron Devices, 1984,31(10):13861393.
［11］Muller R, Kamins T, Chan M. Device electronics for integrated circuitss［M］. 3rd ed. New York:John Wiley & Sons,2003.
［12］Toh K, Ko P, Meyer R. An engineering model for shortchannel MOS devices ［J］. IEEE Journal of SolidState Circuits, 1988,23(4):950958.
［13］Takeuchi K, Fukuma M. Effects of the velocity saturated region on MOFET characteristics［J］. IEEE Transactions on Electron Devices, 1994,41(9):15451552.
［14］Chen K, Wann H, Dunster J, et al. MOSFET carrier mobility model based on gate oxide thickness threshold and gate voltages［J］. SolidState Electronics, 1996,39(10):15151518.
［15］Chen K, Hu C, Fang P, et al. Predicting CMOS speed with gate oxide and voltage scaling and interconnect loading effects［J］. IEEE Transactions on Electron Devices, 1997,40(11):19511957.

[1]	沈培福[1] 李华伟[2]. 针对线间串扰现象的静态定时分析[J]. J4, 2005, 27(4): 25-28.
[2]	马剑武陈书明孙永节. 深亚微米集成电路设计中串扰分析与解决方法[J]. J4, 2005, 27(4): 102-104.