[1]KULRD&SCARD Consortium. Side channel attacks[EB/OL]. [20130601]. http://www.scardproject.org.
[2]Kocher C. Timing attacks on implementations of diffieHellman, RSA, DSS, and other systems[C]∥Proc of the 16th Annual International Cryptology Conference on Advances in Cryptology , 1996:104113.
[3]Bernstein D J. Cache timing attacks on AES[EB/OL].[20130601]. http://cr.yp. to/ papers . html\# cache timing.
[4]Brumley B B,Tuveri N.Remote timing attacks are still practical[C]∥Proc of the 16th European Conference on Research in Computer Security, 2011:355371.
[5]Oswald E. On sidechannel attacks and the application of algorithmic countermeasures[D]. Graz:Graz University of Technology, 2003.
[6]Mangard S. Calculation and simulation of the susceptibility of cryptographic devices to poweranalysis attacks[D]. Graz:Graz University of Technology, 2003.
[7]Tong Yuanman, Wang Zhiying, Dai Kui, et al. Quantitative evaluation of the cryptographic blocks resistibility to power analysis at tack at different design level[J]. Journal of Computer Research and Development, 2009, 46(6):940947.(in Chinese)
[8]Li Huiyun, Markettos A T, Moore S. Security evaluation against electromagnetic analysis at design time[C]∥Proc of the 10th IEEE International on HighLevel Design Validation and Test Workshop, 2005:280292.
[9]Tong Yuanman,Wang Zhiying, Dai Kui,et al. A unified method for identifying the feasible power analysis attacks in various implementations of cryptographic algorithms[J]. Journal of Computeraided Design&Computer Graphics,2008,20(3):395402.(in Chinese)
[10]Oswald E, Aigner M. Randomized additionsubtraction chains as a countermeasure against power attacks[C]∥Proc of CHES’01, 2001:3950.
附中文参考文献:
[7]童元满,王志英,戴葵,等.不同设计层次下密码运算部件抗功耗攻击能力量化评估技术[J].计算机研究与发展,2009,46(6):940947.
[9]童元满,王志英,戴葵,等.识别密码算法具体实现中潜在功耗攻击的理论分析方法[J].计算机辅助设计与图形学学报,2008,20(3):395402. |