三维芯片中TSV链式冗余修复电路的设计与实现

J4 ›› 2014, Vol. 36 ›› Issue (05): 828-835.

三维芯片中TSV链式冗余修复电路的设计与实现

袁强，赵振宇，窦强，李鹏，刘海斌

（国防科学技术大学计算机学院，湖南长沙 410073）

收稿日期:2013-04-20 修回日期:2013-08-01 出版日期:2014-05-25 发布日期:2014-05-25
基金资助:
国家核高基重大专项资助项目（2013ZX01028001002）；国家自然科学基金资助项目（61272139）

Design and implementation of TSV
chain redundancy repair circuit in 3D chip

YUAN Qiang，ZHAO Zhenyu，DOU Qiang，LI Peng，LIU Haibin

（College of Computer,National University of Defense Technology,Changsha 410073,China）

Received:2013-04-20 Revised:2013-08-01 Online:2014-05-25 Published:2014-05-25

摘要/Abstract

摘要：

由于具有高集成度、高性能及低功耗等优点，三维芯片结构逐渐成为超大规模集成电路技术中的热门研究方向之一。TSV是三维芯片进行垂直互连的关键技术，然而在TSV的制作或晶圆的减薄和绑定过程中都可能产生TSV故障，这将导致与TSV互联的模块失效，甚至整个三维芯片失效。提出了一种基于TSV链式结构的单冗余/双冗余修复电路，利用芯片测试后产生的信号来控制该修复电路，将通过故障TSV的信号转移到相邻无故障的TSV中进行传输，以达到修复失效TSV的目的。实验结果表明，该电路结构功能正确，在面积开销较低的情况下，三维芯片的整体修复率可达91.97%以上。

关键词: 三维芯片, TSV链, 冗余修复电路, 整体修复率

Abstract:

The ThreeDimensional (3D) chip structure is becoming one of the most popular academic research fields in VLSI owing to its advantages such as high integration density, high frequency, lower power, and so on. TSV is the key technology for vertical interconnections in 3D chips. However, TSVs may have some faults during the TSV fabrication or the process of wafer thinning and bonding, which causes that the modules related TSV lose efficacy, even the entire chip doesn’t work normally. A singleredundancy and dualredundancy repair circuit based on TSV chain is proposed. The signals produced by chip testing are used to control repair circuit for the purpose of repairing the TSV defects and transferring the signals of fault TSV to the neighboring good TSV. The experimental results show that the function of this circuit structure is correct and the overall repair ratio can reach more than 91.97%, meanwhile the area overhead is lower.

Key words: 3D chips;TSV chain;redundancy repair circuit;overall repair ratio

袁强，赵振宇，窦强，李鹏，刘海斌. 三维芯片中TSV链式冗余修复电路的设计与实现[J]. J4, 2014, 36(05): 828-835.

YUAN Qiang，ZHAO Zhenyu，DOU Qiang，LI Peng，LIU Haibin. Design and implementation of TSV
chain redundancy repair circuit in 3D chip [J]. J4, 2014, 36(05): 828-835.

参考文献

［1］Banerjee K, Souri S J, Saraswat K C, et al. 3D ICs:A novel chip design for improving deepsubmicrometer interconnect performance and systemsonchip integration［J］. Proc of the IEEE, 2001,89(5):602633.
［2］Xu Qiang, Li Jiang, Eklow B, et al. Yield enhancement for 3Dstacked ICs:Recent advances and challenges［C］∥Proc of Asia South Pacic Des Autom Conference, 2012:731737.
［3］Lung Chiaoling,Chien Juihung,Shi Yiyu,et al. TSV faulttolerant mechanisms with application to 3D clock networks［C］∥Proc of SoC Design Conference (ISOCC),2011:127130.
［4］Loi I, Mitra S, Lee T H, et al. A lowoverhead fault tolerance scheme for TSVbased 3D network on chip links［C］∥Proc of the IEEE/ACM International Conference on CAD, 2008:598602.
［5］Hsieh AC, Hwang TT, Chang MT, et al. TSV redundancy:Architecture and design issues in 3D IC［C］∥Proc of IEEE/ACM Design, Automation, and Test in Europe, 2010:166171.
［6］Wang Wei,Dong Fudi,Chen Tian,et al.3DSIC TSV faulttolerant scheme based on multichains［J］. Computer Engineering and Applications, 2012, 48(20):7580. (in Chinese)
［7］Wang Wei, Dong Fudi, Fang Fang, et al. Multichain type configurable faulttolerant scheme in 3DSIC［J］. Electronic Measurement and Instrument,2012, 26(2):126131. (in Chinese)
［8］Noia B. Prebond and postbond test solutions for 3D stacked ICs［Z］. Durham:Duke University, 2012.
［9］Miyakawa.A 3D prototyping chip based on a waferlevel stacking technology［C］∥Prcoc of Design Automation Conference, 2009:416420.
附中文参考文献：
［6］王伟, 董福弟, 陈田,等. 一种多链式结构的3DSIC过硅通孔(TSV)容错方案［J］.计算机工程与应用，2012, 48( 20)：7580.
［7］王伟, 董福弟, 方芳, 等. 3DSIC中多链式可配置容错结构［J］.电子测量与仪器学报，2012, 26(2)：126131.