一款面向高性能SOC应用的高精度全数字锁相环设计

计算机工程与科学

一款面向高性能SOC应用的高精度全数字锁相环设计

赵信，黄金明，黄永勤，胡向东

（上海高性能集成电路设计中心,上海 210000）

收稿日期:2017-09-11 修回日期:2017-11-16 出版日期:2018-03-25 发布日期:2018-03-25

A novel high-resolution ADPLL for

high-performance SOC application

ZHAO Xin，HUANG Jinming,HUANG Yongqin,HU Xiangdong

（Shanghai High Performance IC Design Center,Shanghai 210000,China）

Received:2017-09-11 Revised:2017-11-16 Online:2018-03-25 Published:2018-03-25

摘要/Abstract

摘要：

锁相环（PLL）是高性能SOC中必不可少的器件，为芯片提供系统时钟。提出了一款面向高性能SOC应用的高精度全数字锁相环结构，并采用了全新的高精度时间数字转换器(TDC)结构提高鉴相精度，降低TDC的相位噪声，改善了锁相环抖动性能。在先进工艺下完全采用数字标准单元实现了此全数字锁相环系统，解决了模拟电路中无源器件面积过大、抗噪声能力不强以及工艺移植性差等瓶颈问题。该系统最高频率可达到2.6 GHz，抖动性能小于2 ps。

关键词: 全数字锁相环, 低抖动, 时间数字转换器

Abstract:

Phase Locked Loop (PLL) is an essential part of high-performance SOCs that provide the chip with a system clock. This paper presents a novel All-Digital PhaseLocked Loop (ADPLL) structure for high-performance SOC applications and a novel high-resolution Time-to-Digital Converter (TDC) improves the phase detection precision and reduces the TDC phase noise and improves the PLL jitter performance. In the nanometer process, the ADPLL system is implemented by using digital standard cells, which solves the bottleneck problems such as poor portability to new process, big area of passive devices, and poor antinoise ability in analog circuits. The system has the maximum frequency of 2.6GHz and the jitter performance less than 2 picoseconds.

Key words: ADPLL, low jitter, TDC1

赵信，黄金明，黄永勤，胡向东. 一款面向高性能SOC应用的高精度全数字锁相环设计[J]. 计算机工程与科学.

ZHAO Xin，HUANG Jinming,HUANG Yongqin,HU Xiangdong.

A novel high-resolution ADPLL for

high-performance SOC application

[J]. Computer Engineering & Science.

[1]	赵信，潘天锲,王飙. 一款高精度数控振荡器设计与实现[J]. 计算机工程与科学, 2018, 40(02): 218-223.
[2]	赵信，俞思辰，闵昊，王飙，黄永勤. 一款可综合全数字锁相环设计与分析[J]. J4, 2015, 37(11): 2030-2034.
[3]	张孝，马卓，谢伦国，余金山，袁珩洲，王志强. 面向全数字锁相环应用的时间数字转换器[J]. J4, 2015, 37(07): 1252-1257.