[1] |
CCID Consulting Inc.2021 China DPU industry development white paper[EB/OL].[2022-01-24].https:∥microsite-wx-industries.nvidia.cn/Uploads/20211209/61b1809e68fba.pdf.(in Chinese)
|
[2] |
Institute of Computing Technology,Chinese Academy of Sciences.Technical white paper of data processing unit[EB/OL].[2022-01-24].https:∥max.book118.com/html/2021/1112/8133121107004035.shtm.(in Chinese)
|
[3] |
Burstein I.NVIDIA data center processing unit (DPU) architecture[C]∥Proc of 2021 IEEE Hot Chips 33 Symposium,2021:1-20.
|
[4] |
Intel Corporation.Infrastructure processing units (IPUs)[EB/OL].[2022-05-30].https:∥www.intel.cn/content/www/cn/zh/products/network-io/smartnic.html.
|
[5] |
Kevin D.What is a DPU?…And what’s the difference between a DPU,a CPU and a GPU?[EB/OL].[2022-05-30].https:∥blogs.nvidia.com/blog/2020/05/20/whats-a-dpu-data-processing-unit/.
|
[6] |
Netronome. About Agilio smartNICs[EB/OL].[2022-05-30].https:∥www.netronome.com/products/smartnic/overview/.
|
[7] |
Cerrato I, Annarumma M,Risso F.Supporting fine-grained network functions through Intel DPDK[C]∥Proc of 2014 3rd European Workshop on Software Defined Networks,2014:1-6.
|
[8] |
Bosshart P,Gibb G,Kim H S,et al.Forwarding metamorphosis:Fast programmable match-action processing in hardware for SDN[J].ACM SIGCOMM Computer Communication Review,2013,43(4):99-110.
|
[9] |
Jun H,Cho J,Lee K,et al.HBM(high bandwidth memory) DRAM technology and architecture[C]∥Proc of 2017 IEEE International Memory Workshop,2017:1-4.
|
[10] |
Ibanez S,Mallery A,Arslan S,et al.The nanoPU:A nanosecond network stack for datacenters[C]∥Proc of the 15th USENIX Symposium on Operating Systems Design and Implementation,2021:239-256.
|
[11] |
Le Y,Chang H,Mukherjee S,et al.UNO:Uniflying host and smart NIC offload for flexible packet processing[C]∥Proc of the 2017 Symposium on Cloud Computing,2017:506-519.
|
[12] |
Crowley P,Franklin M A,Hadimioglu H,et al.Network processor design:Issues and practices[M].Burlington:Morgan Kaufmann,2003.
|
[13] |
Bosshart P, Daly D, Gibb G, et al. P4:Programming protocol-independent packet processors[J].ACM SIGCOMM Computer Communication Review,2014,44(3):87-95.
|
[14] |
Zheng Hao. P4 programming theory and practice—Theory[EB/OL].[2022-05-30].https:∥www.sdnlab.com/22466.html.(in Chinese)
|
[15] |
McKeown N, Anderson T,Balakrishnan H,et al.OpenFlow:Enabling innovation in campus networks[J].ACM SIGCOMM Computer Communication Review,2008,38(2):69-74.
|
[16] |
Pontarelli S,Bifulco R,Bonola M,et al.Flowblaze:Stateful packet processing in hardware [C]∥Proc of the 16th USENIX Conference on Networked Systems Design and Implementation,2019:531-547.
|
[17] |
Eran H,Zeno L,Tork M,et al. NICA:An infrastructure for inline acceleration of network applications [C]∥Proc of the 2019 USENIX Conference on Usenix Annual Technical Conference,2019:345-361.
|
[18] |
Brunella M S,Belocchi G,Bonola M,et al.hXDP:Efficient software packet processing on FPGA NICs [C]∥Proc of the 14th USENIX Symposium on Operating Systems Design and Implementation,2020:973-990.
|
[19] |
Jangapally T.Application of supercomputing technology on Amazon web services Nitro system[J]. International Journal of Innovative Research in Computer and Communication Engineering,2020,8(9):3712-3715.
|
[20] |
Zhang Xian-tao.X-Dragon:A new software and hardware fusion virtualization technology[EB/OL].[2022-05-30].http:∥soft.cs.tsinghua.edu.cn/os2atc2018/ppt/v2.pdf.(in Chinese)
|
[21] |
Broadcom Inc. Broadcom stingray SmartNIC accelerates Baidu cloud services[EB/OL].[2022-05-30].https:∥investors.broadcom.com/news-releases/news-release-details/broadcom-stingray-smartnic-accelerates-baidu-cloud-services.
|
[22] |
Kicinski J,Viljoen N.eBPF hardware offload to SmartNICs:cls bpf and XDP[EB/OL].[2021-12-01]. http://www.netronome.com/media/documents/eBPF_HW_OFFLOAD_HNiMne8_2_.pdf.
|
[23] |
Liu M,Cui T,Schuh H,et al.Offloading distributed applications onto smartNICs using iPipe[C]∥Proc of the 50th Conference on ACM Special Interest Group on Data Communication,2019:318-333.
|
[24] |
Zxt X T,Zx Z,Song J.High-density multi-tenant bare-metal cloud with memory expansion SoC and power management[C]∥Proc of 2020 IEEE Hot Chips 32 Symposium,2020:1-18.
|
[25] |
Iorga D.Exploring depth estimation on Intel IPU platform[D].Delft:Delft University of Technology,2015.
|
[26] |
Pfaff B,Pettit J,Koponen T,et al.The design and implementation of open vSwitch[C]∥Proc of the 12th USENIX Symposium on Networked Systems Design and Implementation,2015:117-130.
|
[27] |
Han B,Gopalakrishnan V,Ji L,et al.Network function virtualization:Challenges and opportunities for innovations[J].IEEE Communications Magazine,2015,53(2):90-97.
|
[28] |
Kalia A,Kaminsky M,Andersen D G.Design guidelines for high performance RDMA systems[C]∥Proc of the 2016 USENIX Conference on Usenix Annual Technical Conference,2016:437-450.
|
[29] |
Jin Y T,Ahn S,Lee S.Performance analysis of NVMe SSD-based all-flash array systems[C]∥Proc of 2018 IEEE International Symposium on Performance Analysis of Systems and Software,2018:12-21.
|
[30] |
Waterman A S.Design of the RISC-V instruction set architecture[D]. Berkeley:University of California,2016.
|
[31] |
Ibanez S,Mallery A,Arslan S,et al.The nanoPU:Redesigning the CPU-network interface to minimize RPC tail latency[J].arXiv:2010.12114,2020.
|
|
附中文参考文献:
|
[1] |
赛迪顾问股份有限公司.2021中国DPU行业发展白皮书[EB/OL].[2022-01-24].https:∥microsite-wx-industries.nvidia.cn/Uploads/20211209/61b1809e68fba.pdf.
|
[2] |
中国科学院计算技术研究所.专用数据处理器技术白皮书[EB/OL].[2022-01-24].https:∥max.book118.com/html/2021/1112/8133121107004035.shtm.
|
[14] |
郑浩.P4编程理论与实践——理论篇[EB/OL].[2022-05-30].https:∥www.sdnlab.com/22466.html.
|
[20] |
张献涛.神龙(X-Dragon):一种新型的软硬融合虚拟化技术[EB/OL].[2022-05-30].http:∥soft.cs.tsinghua.edu.cn/os2atc2018/ppt/v2.pdf.
|