• 中国计算机学会会刊
  • 中国科技核心期刊
  • 中文核心期刊

J4 ›› 2015, Vol. 37 ›› Issue (07): 1252-1257.

• 论文 • 上一篇    下一篇

面向全数字锁相环应用的时间数字转换器

张孝,马卓,谢伦国,余金山,袁珩洲,王志强   

  1. (国防科学技术大学计算机学院,湖南 长沙 410073)
  • 收稿日期:2014-01-06 修回日期:2014-07-10 出版日期:2015-07-25 发布日期:2015-07-25
  • 基金资助:

    国家自然科学基金资助项目(61176030)

All-digital phase-locked loop
oriented time-to-digital converters  

ZHANG Xiao,MA Zhuo,XIE Lunguo,YU Jinshan,YUAN Hengzhou,WANG Zhiqiang   

  1. (College of Computer,National University of Defense Technology,Changsha 410073,China)
  • Received:2014-01-06 Revised:2014-07-10 Online:2015-07-25 Published:2015-07-25

摘要:

时间数字转换器TDC是全数字锁相环ADPLL相位捕获的重要部件。以TDC分辨率的提升为主线,讨论了计数器型、门延迟和亚门延迟型三类全数字TDC的基本结构,从提高分辨率、增加动态范围、减小非线性误差等技术点对比阐述各自的优势,并对TDC技术在全数字锁相环中的应用前景以及未来研究重点进行了简要分析。

关键词: 时间数字转换器, 分辨率, 动态范围, 全数字锁相环

Abstract:

Time-to-Digital Converter (TDC) is an important component of the all-digital phaselocked loop (ADPLL), which plays the role of phasefrequency detector.This paper focuses on the enhancement of alldigital TDC resolution.We present the basic structures of three categories of alldigital TDC, which are counter based TDC,gate-delay-line based TDC and subgate delay TDC.We also demonstrate their respective advantages from the aspects of resolution,dynamic range,nonlinearity and etc.Finally,we summarize and make projection on future research priorities.

Key words: TDC;resolution;dynamic range;ADPLL