[1] |
Wang Jinmin,Chen Dongxiang,Ma Fengning,et al.A simulated annealing packing algorithm[J]. CAD&CG,1998,10(3):253259.(in Chinese)
|
[2] |
Wang Dingwei, Wang Junwei, Wang Hongfeng, et al. Intelligent optimization methods[M]. Beijing:Higher Education Press,2007.(in Chinese)
|
[3] |
Jiao Hong,Hong Xianlong. A twostage simulatedannealing algorithm for Macro cell array placement[J]. Computer Engineering and Design,1997,18(3):4951.(in Chinese)
|
[4] |
Xie Yun. The date structure and simulated annealing algorithm for solving the placement problem[J]. Micro Computer Information,1999,15(5):3233.(in Chinese)
|
[5] |
Kennedy J,Eberhart R C. Particle swarm optimization[C]∥Proc of IEEE International Conference on Neutral Networks,1995:19421948.
|
[6] |
Zhao Changhong. The researeh of VLSI floorplan algorithm[D]. Shanghai:Fudan University,2006.(in Chinese)
|
[7] |
Otten R. Automatic floorplan design[C]∥Proc of DAC,1982:261267.
|
[8] |
Wong D F,Liu C L. A new algorithm for foorplan design[C]∥Proc of DAC,1986:101107.
|
[9] |
Murata H,Fujiyoshi K,Nakatake S,et al. Rectanglepacking based module placement[C]∥Proc of ICCAD,1995:472479.
|
[10] |
Tang X, Tian R, Wang D F. Fast evaluation of sequence pair in block placement by longest common subsequence computation [J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2001,20(12):14061413.
|
[11] |
Guo P N,Cheng C K,Yoshimura T. An Otree representation of nonslicing floorplan and its applications[C]∥Proc of the 36th Design Automation Conference,ACM/ IEEE,1999:268273.
|
[12] |
Chang Y C,Chang Y W,Wu G M,et al. B*tree:A new representation for nonslicing floorplans[C]∥Proc of the 37th Design Automation Conference ACM/ IEEE,2000:458463.
|
[13] |
Lin J M, Chang Y W. TCG: A transitive closure graphbased representation for nonslicing foorplans[C]∥Proc ofDAC,2001:764769.
|
[14] |
Ingber L. Very fast simulated Reannealing[J]. Mathematical Conputer Modeling,1989,12(8):967973.
|
[15] |
Wang Ling. Intelligent optimization methods[M]. Beijing:Tsinghua University Press,2004.(in Chinese)
|
[16] |
Ababei C,de Paulo V. 3D networkonchip architectures using homogeneous meshes and heterogeneous floorplans[J]. International Journal of Reconfigurable Computing,2010,Article ID 603059.
|
[17] |
Mineo C,Jenkal R,Melamed S,et al. Interdie signaling in three dimensional integrated circuits[C]∥Proc of IEEE Custom Integrated Circuits Conference(CICC ’08),2008:655658.
|
[18] |
Rabaey J M. Digital integrated circuits:A design perspective[M].2nd edition. NJ:PrenticeHall,Upper Saddle River,2003.
|
|
附中文参考文献:
|
[1] |
王金敏,陈东祥,马丰宁,等. 布局问题的模拟退火算法[J]. 计算机辅助设计与图形学报,1998,10(3):253259.
|
[2] |
汪定伟,王俊伟,王洪峰,等. 智能优化算法[M]. 北京:高等教育出版社, 2007.
|
[3] |
焦虹,洪先龙. 宏单元阵列布局的两步模拟退火算法[J]. 计算机工程与设计,1997,18(3):4951.
|
[4] |
谢云.解布局问题的四元组数据结构及其模拟退火算法[J]. 微计算机信息,1999,15(5):3233.
|
[6] |
赵长虹. 超大规模集成电路的平面布图规划算法研究[D]. 上海:复旦大学, 2006.
|
[15] |
王凌. 智能优化算法及其应用[M]. 北京:清华大学出版社,2004.
|