[1]Hoefflinger B. ITRS: The international technology roadmap for semiconductors[M]∥Chips 2020. Berlin:Springer Berlin Heidelberg,2012: 161-174.
[2]Lim S K. 3D-MAPS: 3D massively parallel processor with stacked memory[M]∥Design for High Performance,Low Power,and Reliable 3D Integrated Circuits.New York:Springer Science+Business Media,2013: 537-560.
[3]Sheibanyrad A,Petrot F,Jantsch A. 3D integration for NoC-based SoC architectures[M]. Springer,2011.
[4]Ahmed A B,Abdallah A B. Architecture and design of high-throughput,low-latency,and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC)[J]. The Journal of Supercomputing,2013,66(3): 1507-1532.
[5]Kim J S,Oh C S,Lee H,et al. A 1.2 V 12.8 GB/s 2 Gb mobile wide-I/O DRAM with 4 128 I/Os using TSV based stacking[J]. IEEE Journal of Solid-State Circuits,2012,47(1): 107-116.
[6]Goel S K,Adham S,Wang M J,et al. Test and debug strategy for TSMC CoWoS? stacking process based heterogeneous 3D IC: A silicon case study[C]∥Proc of IEEE 2013 IEEE International Test Conference (ITC),2013: 1-10.
[7]Sibai F N,El-Moursy A,Mohamed N. Throughput and latency analysis of the Spidergon-Donut interconnection network[C]∥Proc of IEEE 2012 International Conference on Innovations in Information Technology (IIT),2012: 356-360.
[8]Cakir C,Ho R,Lexau J,et al. Modeling and design of high-radix on-chip crossbar switches[C]∥Proc of the 9th International Symposium on Networks-on-Chip,2015: 20.
[9]Rahmani A M,Liljeberg P,Latif K,et al. Congestion aware,fault tolerant,and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures[C]∥Proc of 2011 5th IEEE/ACM International Symposium on Networks on Chip (NoCS),2011: 65-72.
[10]Rahmani A M,Vaddina K R,Latif K,et al. Generic monitoring and management infrastructure for 3D NoC-Bus hybrid architectures[C]∥Proc of 2012 6th IEEE/ACM International Symposium on Networks on Chip (NoCS),2012: 177-184.
[11]Gu H, Wang S, Yang Y, et al. Design of butterfly-fat-tree optical network on -chip[J]. Optical Engineer,2010,49(9):095402-7.
[12]Rahmani A M,Liljeberg P,Plosila J,et al. An efficient hybridization scheme for stacked mesh 3D NoC architecture[C]∥Proc of 2012 20th Euromicro International Conference on Parallel,Distributed and Network-Based Processing (PDP),2012: 507-514.
[13]Rahmani A M,Liljeberg P,Plosila J,et al. Exploring a low-cost and power-efficient hybridization technique for 3D NoC-bus hybrid architecture using Last Z-based routing algorithms[J]. Journal of Low Power Electronics,2012,8(4): 403-414.
[14]Ben-Itzhak Y,Cidon I,Kolodny A. Delay analysis of wormhole based heterogeneous NoC[C]∥Proc of 2011 5th IEEE/ACM International Symposium on Networks on Chip (NoCS),2011: 161-168.
[15]Rahmani A M,Vaddina K R,Latif K,et al. High-performance and fault-tolerant 3D NoC-bus hybrid architecture using ARB-NET-based adaptive monitoring platform[J]. IEEE Transactions on Computers,2014,63(3): 734-747.
[16]Bishnoi R,Kumar P,Laxmi V,et al. Distributed adaptive routing for spidergon NoC[C]∥Proc of the 18th International Symposium on VLSI Design and Test,2014: 1-6.
[17]Shi S,Wang X,Xu C,et al. Simulation and fabrication of two Cu TSV electroplating methods for wafer-level 3D integrated circuits packaging[J]. Sensors and Actuators A Physical,2013,203(12): 52-61.
[18]Weldezion A Y,Grange M,Pamunuwa D,et al. A scalable multi-dimensional NoC simulation model for diverse spatio-temporal traffic patterns[C]∥Proc of 2013 IEEE International 3D Systems Integration Conference (3DIC),2013: 1-5. |