[1] |
Bertoni G,Breveglieri L,Fragneto P,et al.Efficient software implementation of AES platforms [C]∥Proc of International Workshop on Cryptographic Hardware and Embedded Systems,2002:159-171.
|
[2] |
Li Y, Sakiyama K,Batina L,et al,Power variance analysis breaks a masked ASIC implementation of AES[C]∥Proc of Design,Automation & Test in Europe Conference & Exhibition (DATE),2010:1059-1064.
|
[3] |
Irwansyah A,Nambiar V P,Khalil-Hani M.An AES tightly coupled hardware accelerator in an FPGA-based embedded processor core [C]∥Proc of International Conference on Computer Engineering and Technology,2009:521-525.
|
[4] |
Scharwechter P,Kammler D, Wieferink A,et al.ASIP architecture exploration for efficient IPSec encryption:A case study[J].ACM Transactions on Embedded Computing Systems,2007,6(2):87-99.
|
[5] |
Tillich S.Instruction set extensions for efficient AES implementation on 32-bit processors [C]∥Proc of International Conference on Cryptographic Hardware and Embedded Systems,2006:270-284.
|
[6] |
Fiskiran A M, Lee R B. On-chip lookup tables for fast symmetric-key encryption [C]∥Proc of the 16th IEEE International Conference on Application-Specific Systems,Architectures and Processors,2005:356-363.
|
[7] |
Sun Ying-hong, Tong Yuan-man,Wang Zhi-ying.AES implementation based on instruction extension and randomized scheduling [J].Computer Engineering and Applications,2009,45(16):106-110.(in Chinese)
|
[8] |
Xia Hui,Jia Zhi-ping,Zhang Feng,et al.The research and application of a specific instruction processor for AES [J].Journal of Computer Research and Development,2011,48(8):1554-1562.(in Chinese)
|
[9] |
Dworkin M J, Barker E B, Nechvatal J R, et al. Advanced encryption standard (AES):FIPS 197[S]. Gaithersburg:National Institute of Standards and Technology,2001.
|
[10] |
Dang Q H.Secure hash standard (SHS):FIPS 180-4[S].Gaithersburg:National Institute of Standards and Technology,2015.
|
[11] |
Gueron S. Intel advanced encryption standard (AES) instruction set[R].Intel White Paper,2010.
|
[12] |
Sean G,Vinodh G,Kirk Y.et al.Intel SHA extensions:New instructions supporting the secure hash algorithm on Intel architecture processors[EB/OL].[2021-08-13].https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sha-extensions.html.
|
[13] |
IBM Power ISATM version 2.07[EB/OL].[2021-08-13]. https://openpowerfoundation.org/?resource_lib=ibm-power-isa-version-2-07-b.
|
[14] |
ARM architecture reference manual ARMv8,for ARMv8-A architecture profile [EB/OL].[2021-08-13]. https://developer.arm.com/documentation/ddi0487/ga.
|
[15] |
Xue Gang-ru.Research on hardware acceleration and usage of Chinese cryptographic algorithms based on Zhaoxin CPU [J].Cyberspace Security,2019,10(4):83-88.(in Chinese)
|
|
附中文参考文献:
|
[7] |
孙迎红,童元满,王志英.采用指令集扩展和随机调度的AES算法实现技术[J].计算机工程与应用,2009,45(16):106-110.
|
[8] |
夏辉,贾智平,张峰,等.AES专用指令处理器的研究与实现[J].计算机研究与发展,2011,48(8):1554-1562.
|
[15] |
薛刚汝.基于兆芯CPU的国密算法硬件加速及应用研究[J].网络空间安全,2019,10(4):83-88.
|