Design and implementation of communication  signal testing platform based on software defined radio

Computer Engineering & Science

Previous Articles Next Articles

Design and implementation of communication signal testing platform based on software defined radio

WEN Yan dong1,2,WEN Shuang chun1,LIU Yu2,WEI Bao yue2,ZHANG Yi tao2,CAO Jian fei1,2

（1.School of Physics and Microelectronics Science,Hunan University,Changsha 410082;
2.Institute of Microelectronics,Chinese Academy of Sciences,Beijing 100029, China）

Received:2015-07-02 Revised:2015-10-20 Online:2016-09-25 Published:2016-09-25

Abstract

Abstract:

Software defined radio technology is widely used in military and civilian radio communication because of its flexibility and openness. Using computer, MATLAB, FPGA and ADIs AD9364 radio frequency (RF) agile transceiver, we design a signal testing platform for different mobile communication systems with varied characteristics, including WCDMA, TD_SCDMA, GSM and LTE. The testing platform can generate arbitrary digital sine waves, analyze the information of communication signals in real time and adjust the parameters of RF chains. Experimental results show that the communication signal testing platform is in accordance with the principle of software defined radio, and it has good versatility, portability and reconfigurability.

Key words: software defined radio, FPGA, MATLAB, radio frequency agile transceiver

WEN Yan dong1,2,WEN Shuang chun1,LIU Yu2,WEI Bao yue2,ZHANG Yi tao2,CAO Jian fei1,2. Design and implementation of communication signal testing platform based on software defined radio [J]. Computer Engineering & Science.

[1]	MA Ke-fan, LI Bao-feng, ZHOU Yue-jin, WU Yuan-yuan, YU Yong-lan, DUO Rui-hua. Design and implementation of a baseboard management controller on ZYNQ chip [J]. Computer Engineering & Science, 2024, 46(02): 217-223.
[2]	ZHAO Zhi-qiao, ZHOU Li, XUN Chang-qing, PAN Guo-teng, TIE Jun-bo, WANG Wei-zheng. Efficient analysis of coherent hub interface protocol mixturing hardware and software [J]. Computer Engineering & Science, 2024, 46(02): 224-231.
[3]	QIN Wen-qiang, WU Zhong-cheng, ZHANG Jun, LI Fang, . Design of convolutional neural network acceleration system based on heterogeneous platform [J]. Computer Engineering & Science, 2024, 46(01): 12-20.
[4]	WANG Yu-lei, XIE Kai-liang, CHEN Si-yun, HU Jie, CHANG Sheng. A universal design on hardware acceleration of convolutional neural networks [J]. Computer Engineering & Science, 2023, 45(04): 577-581.
[5]	LU Song, JIANG Ju-ping, REN Hui-feng. Quick customization for RISC-V processor based on FPGA [J]. Computer Engineering & Science, 2022, 44(10): 1747-1752.
[6]	CHEN Xiao-fan, YANG Zhi-jie, PENG Ling-hui, WANG Shi-ying, ZHOU Gan, LI Shi-ming, KANG Zi-yang, WANG Yao, SHI Wei, WANG Lei. A verification framework of network on chip for neuromorphic processors [J]. Computer Engineering & Science, 2022, 44(05): 769-778.
[7]	LI Tie-jun, MA Ke-fan, ZHANG Jian-min. A parallel FPGA SAT solver based on incomplete algorithm [J]. Computer Engineering & Science, 2021, 43(12): 2126-2130.
[8]	BAI Yu-long, PAN Xing-yu, DUAN Ji-kai, YANG Yang. A four-wing memristive chaotic system based on hyperbolic sine function and its FPGA implementation [J]. Computer Engineering & Science, 2021, 43(10): 1744-1749.
[9]	ZHAO Xiao-qiang, JIANG Jing-fei, XU Jin-wei, DOU Yong. A dynamic remainder processing mapping model for convolutional neural network accelerator on FPGA [J]. Computer Engineering & Science, 2021, 43(09): 1521-1528.
[10]	LUAN Yi, LIU Chang-hua. A deep neural network edge computing platform based on TPU+FPGA [J]. Computer Engineering & Science, 2021, 43(06): 976-983.
[11]	WANG Xia, ZHENG Long-fei, WANG Meng-jun, ZHANG Hong-li, WU Jian-fei, . A radiation emission suppression method of high-performance FPGA [J]. Computer Engineering & Science, 2021, 43(05): 814-819.
[12]	GUO Hui, HUANG Li-bo, ZHENG Zhong, SUI Bing-cai, WANG Yong-wen. Proto-Perf:Fast and accurate processor prototype performance evaluation [J]. Computer Engineering & Science, 2021, 43(04): 579-585.
[13]	SUN Zhao-peng, ZHOU Kuan-jiu. A high performance FPGA-GPU-CPU heterogeneous programming architecture based on PCIe [J]. Computer Engineering & Science, 2021, 43(04): 641-651.
[14]	HAN Zhe, JIANG Jingfei, QIAO Linbo, DOU Yong, XU Jinwei, KAN Zhigang. Design and implementation of event extraction model and accelerator based on FPGA [J]. Computer Engineering & Science, 2020, 42(11): 1941-1948.
[15]	FENG Feng, ZHOU Qing-lei, LI Bin. HMAC-SHA1 password recovery based on multi-core FPGA [J]. Computer Engineering & Science, 2020, 42(10高性能专刊): 1859-1868.

Design and implementation of communication signal testing platform based on software defined radio

PDF

Knowledge

Abstract

Cite this article

share this article

Related Articles 15

Recommended Articles

Metrics

Comments