• 中国计算机学会会刊
  • 中国科技核心期刊
  • 中文核心期刊

Computer Engineering & Science

Previous Articles     Next Articles

Analyzing runtime variability of multi-core
processors for safety-critical systems
 

BIN Jing-yi,DING Xu-yang,QI Xiao-ming,CHEN Hao   

  1. (AVIC Xi’an Flight Automatic Control Research Institute,Xi’an 710077,China)
  • Received:2018-12-05 Revised:2019-03-21 Online:2019-09-25 Published:2019-09-25

Abstract:

In order to solve the runtime variability problem caused by the contentions of shared hardware resources in multi-core processors for safety-critical systems, we propose a generalized measurement method based on performance monitor register (PMR) and resource stressing benchmark (RSB). The method captures the hardware events related to the execution time variability to analyze the sharing of hardware resources, the variability of execution time, and the black box or gray box behavior of the hardware platform. The proposed method can not only estimate the performance of hardware platforms, but also the resource consumption of applications, which thus can provide guidance for the worst case execution time (WCET) prediction in a pre-determined co-running context.
 

Key words: multi-core, WCET, PMR, RSB, safety-critical system