[1] |
Xu Bing-bing,Cen Ke-ting,Huang Jun-jie,et al.A survey on graph convolutional neural network[J].Chinese Journal of Computers,2020,43(5):755-780.(in Chinese)
|
[2] |
Hu Qi.Hardware accelerated design and simulation of convolutional neural network[D].Xi’an:Xidian University,2021.(in Chinese)
|
[3] |
Ran De-cheng,Wu Dong,Qian Lei.Design of matrix multiplication accelerator for deep 1earning inference[J].Computer Engineering,2019,45(10):40-45.(in Chinese)
|
[4] |
Tang Rui,Jiao Ji-ye,Xu Hua-hao.Design of hardware acce- lerator for embedded convolutional neural network[J].Computer Engineering and Applications,2021,57(4):252-257.(in Chinese)
|
[5] |
Wang Yu,Zhu Yu,Zhu Zhen-hua, et al.A hardware-software co-acceleration method for graph convolutional networks based on memory computing:CN114707648A[P].2022-07-05.(in Chinese)
|
[6] |
Lu Jun-long.Design and verification of hardware acceleration core of convolutional neural network[D].Chengdu:University of Electronic Science and Technology of China,2022.(in Chinese)
|
[7] |
Kipf T N, Welling M. Semi-supervised classification with graph convolutional networks[J].arXiv:1609.02907,2016.
|
[8] |
Yang Z L,Cohen W W, Salakhutdinov R. Revisiting semi-supervised learning with graph embeddings[C]∥Proc of the 33rd International Conference on Machine Learning,2016:40-48.
|
[9] |
Fu Si-yang,Chen Hua,Yu Fa-xin.Design and implementation of convolutional neural network processor based on RISC-V instruction set[J].Microeletronics & Computer,2020,37(4):49-54.(in Chinese)
|
[10] |
Zhang Yu-qi, Liu Gong-sheng.Custom floating-point number and its calculation method and hardware structure:CN201910114677.0[P].2019-06-18.(in Chinese)
|
|
附中文参考文献:
|
[1] |
徐冰冰,岑科廷,黄俊杰,等.图卷积神经网络综述[J].计算机学报,2020,43(5):755-780.
|
[2] |
胡琪.卷积神经网络的硬件加速设计与仿真[D].西安:西安电子科技大学,2021.
|
[3] |
冉德成,吴东,钱磊.面向深度学习推理的矩阵乘法加速器设计[J].计算机工程,2019,45(10):40-45.
|
[4] |
唐蕊,焦继业,徐华昊.面向嵌入式的卷积神经网络硬件加速器设计[J].计算机工程与应用,2021,57(4):252-257.
|
[5] |
汪玉,朱昱,朱振华,等.一种基于存内计算的图卷积网络软硬件协同加速方法:CN114707648A[P].2022-07-05.
|
[6] |
卢俊龙.图卷积神经网络硬件加速核心设计与验证[D].成都:电子科技大学,2022.
|
[9] |
傅思扬,陈华,郁发新.基于RISC-V的卷积神经网络处理器设计与实现[J].微电子学与计算机,2020,37(4):49-54.
|
[10] |
张煜祺,刘功申.自定义浮点数及其计算方法和硬件结构:CN201910114677.0[P].2019-06-18.
|