[1] |
杨晖.后摩尔时代Chiplet技术的演进与挑战[J].集成电路应用,2020,37(5):52-54.
|
|
Yang Hui.Evolution and challenge of Chiplet in more Moore[J].Application of IC,2020,37(5):52-54.
|
[2] |
Pal S,Petrisko D,Kumar R,et al.Design space exploration for chiplet-assembly-based processors[J].IEEE Transactions on Very Large Scale Integration Systems,2020,28(4):1062-1073.
|
[3] |
Das Sharma D,Pasdast G,Qian Z G,et al.Universal chiplet interconnect express (UCIe):An open industry standard for innovations with chiplets at package level [J].IEEE Transactions on Components,Packaging and Manufacturing Tech- nology,2022,12(9):1423-1431.
|
[4] |
小芯片接口总线技术要求:T/CESA 1248-2023[S].北京:中国电子工业标准化技术协会,2023:1.
|
|
Technical requirements for chiplet interface bus:T/CESA 1248-2023[S].Beijing:China Electronics Standardization Association,2023:1.
|
[5] |
周晓阳.先进封装技术综述[J].集成电路应用,2018,35(6):1-7.
|
|
Zhou Xiao-yang. Overview of advanced IC packaging tech- nology[J].Application of IC,2018,35(6):1-7.
|
[6] |
Liu J,Zhang M,Hu G.Analysis of power supply and signal integrity of high speed PCB board[C]∥Proc of 2019 IEEE 8th Joint International Information Technology and Artificial Intelligence Conference,2019:412-416.
|
[7] |
Lin X Y,An X. Influence of via holes on signal integrity of multilayer PCB transmission lines[C]∥Proc of 2021 4th International Conference on Advanced Electronic Materials,Computers and Software Engineering,2021:862-865.
|
[8] |
Wang J D, Xu C H,Zhong S, et al. Differential via designs for crosstalk reduction in high-speed PCBs[C]∥Proc of 2020 IEEE International Symposium on Electromagnetic Compati-bility & Signal/Power Integrity,2020:145-149.
|
[9] |
Deng Y Y,Li Z J,Yu Y T,et al.S parameters optimization of high-speed differential vias model on a multilayer PCB[C]∥Proc of 2022 23rd International Conference on Electronic Packaging Technology,2022:1-4.
|
[10] |
张景辉,曾燕萍,王梦雅,等.高速大容量DDR微系统过孔串扰研究[J].电子技术应用,2021,47(11):100-104.
|
|
Zhang Jing-hui,Zeng Yan-ping,Wang Meng-ya,et al.Research on via crosstalk in high speed and large capacity DDR microsystems[J].Application of Electronic Technique,2021,47(11):100-104.
|
[11] |
李川,郑浩,王彦辉.硅转接层高带宽存储互连通道信号完整性设计及仿真[J].计算机工程与科学,2022,44(2):199-206.
|
|
Li Chuan,Zheng Hao,Wang Yan-hui.Design and analysis of high-bandwidth memory channel of silicon interposer[J].Computer Engineering & Science,2022,44(2):199-206.
|
[12] |
IEEE Standard for Information Technology—Local and metropolitan area networks—Specific requirements—Part 3:CSMA/CD access method and physical layer specifications-Amendment4:Ethernet operation over electrical backplanes:IEEE Std 802.3ap[S]. New York:LAN/MAN Standards Committee,2007:8.
|