ased on the traditional Booth 4 algorithm,we adopt the Wallace tree of a balanced 4:2 compressor to compute the sum of partial products and finally use CPA to get the final sum. It is shown that this scheme has a higher speed and a small delay than the traditional CSA array multiplier.The circuit is described using the Verilog HDL language and is synthesized by ISE9.2.