[1]Firasta N,Buxton M,Jimbo P,et al.Intel AVX: New Frontiers in Performance Improvements and Energy Efficiency[Z]. Intel White Paper, 2008.
[2]Seiler L, Carmean D, Sprangle E, et al. Larrabee: A ManyCore x86 Architecture for Visual Computing[J]. ACM Transaction on Graphics, 2008 27(3):115.
[3]Larsen S, Amarasinghe S. Exploiting Superword Level Pararllelism[C]∥Proc of In PLDI’00, 2000:145156.
[4]VASTF/AltiVec: Automatic Fortran Vectorizer for PowerPC Vector Unit[EB/OL].[20041015].http://www.psrv.com/vast altivec.html.
[5]Lee R. Multimedia Extensions for GeneralPurpose Processors[C]∥Proc of SIPS’97,1997:923.
[6]Power PC Microprocessor Family: Vector/SIMD Multimedia Extension Technology Programming Environments Manual[Z].IBM Corporation, 2005.
[7]Ren Gang, Wu Peng, Padua D A. Optimizing Data Permutations for SIMD Devices[C]∥Proc of PLDI’06, 2006:118131.
[8]Eichenberger A E, Wu Peng, O’Brien K. Vectorization for SIMD Architectures with Alignment Constraints[C]∥Proc of PLDI’04, 2004:8293.
[9]Wu Peng, Eichenberger A E, Wang A. Efficient SIMD Code Generation for Runtime Alignment and Length Conversion[C]∥Proc of CGO’05, 2005:153154.
[10]Shahbahrami A,Juurlink B,Vassliliadis S,et al.Matrix Register File and Extended Subwords: Two Techniques for Embedded Media Processors [C]∥Proc of Conf on Computing Frontiers 2005:171179.
[11]Lee R B. Subword Permutation Instructions for TwoDimensional Multimedia Processing in MicroSIMD Architectures [C]∥Pros of ASAP’00, 2000:314.
[12]Naishlos D, Biberstein M, David Ben S, et al. Vectorizing for a SIMD DSP Architecture[C]∥Proc of CASES’03, 2003:211.
[13]Slingerland N T, Smith A J. Design and Characterization of the Berkeley Multimedia Workload[J]. Multimedia Systems, 2002,8(4):315327.
[14]Shin J, Hall M, Chame J. SuperwordLevel Parallelism in the Presence of Control Flow[C]∥Proc of CGO’05, 2005:165175.
[15]Huang Libo, Shen Li, Wang Zhiying, et al. SIF: Overcoming the Limitations of SIMD Devices Via Implicit Permutation[C]∥Proc of the 16th International Symposium on High Performance Computer Architecture,2010:112. |