J4 ›› 2012, Vol. 34 ›› Issue (1): 53-57.
• 论文 • 上一篇 下一篇
李国强,陈书明,万江华,杨惠
收稿日期:
修回日期:
出版日期:
发布日期:
基金资助:
核高基重大专项(2009ZX01034001006)
LI Guoqiang,CHEN Shuming,WAN Jianghua,YANG Hui
Received:
Revised:
Online:
Published:
摘要：
为了提高多媒体数据的处理能力，高性能DSP普遍引入了SIMD技术。作为DSP重要组成部分的乘法器也必须具备这一功能。本文对SIMD乘法器的实现进行深入研究，提出了一种新的SIMD乘法器体系结构，采用两个16×8乘法器，通过对其操作数和结果进行符号扩展和拼接等处理，简单而高效地实现了16位FTSIMD乘法器。同时，本体系结构可以扩展为32位和64位的SIMD乘法器。
关键词: SIMD, 乘法器, 52压缩, 42压缩, Booth编码
Abstract:
In order to enhance the multimedia data processing abilities, high performance DSPs have generally introduced the SIMD technology. As an important component in DSPs, the multiplier has to support the SIMD function. After an indepth study on the SIMD multiplier's implementation, this work proposes a simple and highly effective 16 bit FTSIMD multiplier, which is composed of two 16×8 bits multipliers, with the help of signedexpansion and splicing operations on the operands and results, the 16bit SIMD multiply is effectively supported. What’s more, our multiplier can be easily expanded to support the 32bit and 64bit SIMD multiply operations.
Key words: SIMD;multiplier;52 compression;42 compression;Booth coding
李国强,陈书明,万江华,杨惠. FT-SIMD: 一种高性能乘法器的设计[J]. J4, 2012, 34(1): 53-57.
LI Guoqiang,CHEN Shuming,WAN Jianghua,YANG Hui. FT-SIMD ：Design of a HighPerformance Multiplier[J]. J4, 2012, 34(1): 53-57.
0 / / 推荐
导出引用管理器 EndNote|Ris|BibTeX
链接本文: http://joces.nudt.edu.cn/CN/
http://joces.nudt.edu.cn/CN/Y2012/V34/I1/53
