| ［1］Aho E, Vanne J, Hamalainen T. Parallel memory architecture for arbitrary stride accesses［C］∥Proc of the 9th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, 2006:6368.
［2］Gao Q S. The Chinese remainder theorem and the prime memory system［C］∥Proc of the 20th Annual International Symposium on Computer Architecture, 1993:337340.
［3］Rixner S,Dally W J,Kapasi U J,et al. Memory access scheduling［C］∥Proc of the 27th International Symposium on Computer Architecture, 2000:128138.
［4］Ausavarungnirun R, Chang K K W, Subramanian L, et al. Staged memory scheduling:Achieving high performance and scalability in heterogeneous systems［C］∥Proc of the 39th International Symposium on Computer Architecture, 2012:416427.
［5］Bai Feng, Cheng Xu. The design of main memory controller for high bandwidth based on memory disambiguation, memory reference scheduling and address remapping［J］. Computer Engineering and Applications, 2003,39(26):125128.(in Chinese)
［6］JEDEC Solid State Technology Association.JESD793E,DDR3 SDRAM specification［S］. Arlington(VA, USA):JEDEC Solid State Technology Association, 2010.
［7］JEDEC Solid State Technology Association.JESD794,DDR4 SDRAM specification［S］. Arlington(VA, USA):JEDEC Solid State Technology Association, 2012.
［8］Micron DDR3 SDRAM MT41J512M8RA125 Datasheet ［EB /OL］. ［20100606］.http://www.micron.com/~/media/Documents/Products/Data%20Sheet/DRAM/4Gb_DDR3_SDRAM.pdf.
［9］Pan Chengdong, Pan Chengbiao. Elementary number theory［M］. 2nd Ed. Beijing:Peking University Press, 2003. (in Chinese)
附中文参考文献：
［5］白锋, 程旭. 基于主存访问相关解决等技术的高带宽主存控制器设计［J］. 计算机工程与应用, 2003,39(26):125128.
［9］潘承洞, 潘承彪. 初等数论［M］. 第2版. 北京:北京大学出版社, 2003. |
