[1]McCluskey E J. Builtinselftest structures[J]. IEEE Design & Test of Computers, 1985,2(2):2933.
[2]Touba N A. Survey of test vector compression techniques[J]. IEEE Design & Test of Computers, 2006,23(4):294303.
[3]ELMaleh A H. Test data compression for systemonachip using extended frequencydirected runlength code[J]. IET Computer Digital Technology, 2008, 2(3):155163.
[4]Miyase K, Kajihara S. Don’t care identification of test patterns for combinational circuits[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 2004,23(2):321326.
[5]Bglez F, Bryan D, Kozminski K. Combinational profiles of sequential benchmark circuits[C]∥Proc of International Symposium on Circuits and Systems,1989:19241934.
[6]Sankaralingam R, Touba N. Multiphase shifting to reducing instantaneous peak power during scan[C]∥Proc of the 4th IEEE Latin American Test Workshop, 2003:7883.
[7]Girard P, Nicolici N, Wen X. Poweraware testing and test strategies for low power devices[M].New York:Springer,2009.
[8]Hamzaoglu I, Patel J H. Test set compaction algorithms for combinational circuits[C]∥Proc of IEEE International Conference on ComputerAided Design,1998:283289.
[9]Gonciari P T, AlHashimi B M, Nicolici N. Improving compression ratio, area overhead, and test application time for systemonachip test data compression/decompression [C]∥Proc of Design,Automation and Test in Europe Conference and Exhibition,2002:604611. |