考虑硅衬底效应的基于TSV的3DIC电源分配网络建模

J4 ›› 2014, Vol. 36 ›› Issue (12): 2339-2345.

考虑硅衬底效应的基于TSV的3DIC电源分配网络建模

孙浩1，赵振宇1，刘欣2

（1.国防科学技术大学计算机学院，湖南长沙 410073;2.长沙学院数学与计算科学系，湖南长沙 410003）

收稿日期:2014-05-19 修回日期:2014-07-20 出版日期:2014-12-25 发布日期:2014-12-25

Modeling power distribution network in
TSV-based 3D-IC with silicon substrate effect

SUN Hao1，ZHAO Zhenyu1,LIU Xin2

（1.College of Computer,National University of Defense Technology,Changsha 410073;
2.Department of Mathematics and Computer Science,Changsha University,Changsha 410003,China）

Received:2014-05-19 Revised:2014-07-20 Online:2014-12-25 Published:2014-12-25

摘要/Abstract

摘要：

基于硅通孔TSV的3D-IC在电源分配网络PDN中引入了新的结构——TSV，另外，3D堆叠使得硅衬底效应成为不可忽略的因素，因此为3D-IC建立PDN模型必须要考虑TSV以及硅衬底效应。为基于TSV的3D-IC建立了一个考虑硅衬底效应的3D PDN模型，该模型由P/G TSV对模型和片上PDN模型组成。P/G TSV对模型是在已有模型基础上，引入bump和接触孔的RLGC集总模型而建立的，该模型可以更好地体现P/G TSV对的电学特性；片上PDN模型则是基于Pak J S提出的模型，通过共形映射法将硅衬底效应引入单元模块模型而建立的，该模型可以有效地反映硅衬底对PDN电学特性的影响。经实验表明，建立的3D PDN模型可以有效、快速地估算3D-IC PDN阻抗。

关键词: 3D-IC, 电源分配网络, P/G TSV, PDN阻抗, 硅衬底效应

Abstract:

Through Silicon Via (TSV) based ThreeDimensional Integrated Circuit (3DIC) introduces TSV into Power Distribution Network (PDN), and silicon substrate effect cannot be ignored because of 3D stack. Therefore, modeling PDN in TSVbased 3DIC must take TSV and silicon substrate effect into consideration. A model for 3D PDN in TSVbased 3DIC with silicon substrate effect is proposed. The proposed model is composed of a P/G (Power/Ground) TSV pair model and an onchip PDN model. In the modeling procedure of 3D PDN, the P/G TSV pair model with a bump and a contact is proposed based on a proved model, which reflects the electronic characteristics of P/G TSV pairs better. Additionally, the onchip PDN model, introducing the silicon substrate effect by conformal mapping method,is proposed based on the model proposed by Pak J S,which can reflect the silicon substrate effect on the electronic characteristics of PDN more effectively.The proposed model of 3D PDN is validated by experiments to prove that the proposed model of 3D PDN can evaluate the PDN impedance well and fast.

Key words: 3D-IC;PDN;P/G TSV;PDN impedance;silicon substrate effect

孙浩1，赵振宇1，刘欣2. 考虑硅衬底效应的基于TSV的3DIC电源分配网络建模[J]. J4, 2014, 36(12): 2339-2345.

SUN Hao1，ZHAO Zhenyu1,LIU Xin2. Modeling power distribution network in
TSV-based 3D-IC with silicon substrate effect [J]. J4, 2014, 36(12): 2339-2345.

参考文献［15］

［1］	Swaminathan M, Kim J, Novak I, et al. Power distribution networks for systemonpackage:Status and challenges［J］. IEEE Transactions on Advanced Packaging, 2004,27(2):286300.
［2］	Villur G, Alarcdn E, Guinjoan F, et al. Optimized design of MOS capacitors in standard CMOS technology and evaluation of their equivalent series resistance for power applications［C］∥Proc of International Symposium on Circuits and Systems, 2003:451454.
［3］	Pak J S, Kim J, Cho J, et al. PDN impedance modeling and analysis of a 3D TSV IC by using a proposed P/G TSV array model based on separated P/G TSV and chipPDN models［J］. IEEE Transactions on Advanced Packaging,2011,1(2):208219.
［4］	Nassif S R. Power grid analysis benchmarks［C］∥Proc of the 2008 Asia and South Pacific Design Automation Conference, 2008:376381.
［5］	Khan N H, Alam S M, Hassoun S. Power delivery design for 3D ICs using different throughsilicon via technologies［J］. IEEE Transactions on Very Large Scale Integration System, 2011,19(4):647658.
［6］	Huang G, Bakir M S, Naeemi A, et al. Power delivery for 3D chip stacks:Physical modeling and design implication［C］∥Proc of IEEE Topical Meeting on Electrical Performance of Electronic Packaging, 2007:205208.
［7］	Ingo W.Coplanar microwave integrated circuits［M］.New York:Wiley, 2006.
［8］	Kim J, Pak J S, Cho J, et al. Highfrequency scalable electrical model and analysis of a through silicon via［J］. IEEE Transactions on Advanced Packaging, 2011,1(2):181195.
［9］	Cheng D H. Fundamentals of engineering electromagnetics［M］. MA:AddisonWesley, 1992.
［10］	Hall S H.High speed digital system design［M］.New York:Wiley, 2000.
［11］	Sadiku M N O. Elements of electromagnetics［M］. 3rd ed. New York:Oxford University Press, 2006.
［12］	Bansal A, Paul B C, Roy K. An analytic fringe capacitance model for interconnects using conformal mapping［J］. IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, 2006,25(12):27652774.
［13］	Meijs N V D, Fokkema J T. VLSI circuit reconstruction from mask topology［J］.Integration, 1984,2(2):85119.
［14］	Eric B. Signal integritysimplified［M］. NJ:PrenticeHall, 2007.
［15］	Kim J,Lee W,Shim Y,et al.Chip package hierarchical power distribution network modeling and analysis based on segmentation method［J］. IEEE Transactions on Advanced Packaging, 2010,33(3):602616.