[1] |
Tauuli M, Hamdioui S. Layer redundancy based yield improvement for 3D wafertowafer stacked memories[C]∥Proc of European Test Symposium, 2011:4550.
|
[2] |
Sangki H. 3D supervia for memory applications[C]∥MicroSystems Packaging Initiative Packaging Workshop (MSPI), 2007:1.
|
[3] |
Swinnen B, Ruythooren W, De Moor P, et al. 3D integration by CuCu thermocompression bonding of extremely thinned bulkSi die containing 10 μm pitch throughSi vias[C]∥Proc of International Electron Devices Meeting, 2006:1113.
|
[4] |
Katti G, Stucchi M, De Meyer K, et al. Electrical modeling and characterization of through silicon via for threedimensional ICs[J]. IEEE Transactions on Electron Devices, 2010,57(1):256262.
|
[5] |
Dekker R, Beenker F, Thijssen L. Fault modeling and test algorithm development for static random access memories[C]∥Proc of International Test Conference (ITC), 1988:343352.
|
[6] |
Liu Jiandu. Open defects and testing in CMOS memory address decoders[J]. Microelectronice Technology, 1999(5):4348.(in Chinese)
|
[7] |
Konuk H. Voltageand currentbased fault simulation for interconnect open defects[J]. IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, 1999,18(12):17681779.
|
[8] |
Renovell M, Cambon G. Electrical analysis and modeling of floatinggate fault[J]. IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, 1992,11(11):14501458.
|
[9] |
Cadix L, Farcy A, Bermond C, et al. Modelling of through silicon via RF performance and impact on signal transmission in 3D integrated circuits[C]∥Proc of 2009 IEEE International Conference on 3D System Integration (3DIC), 2009:17.
|
[10] |
Cheng C H,Ergun A S,KhuiYakub B T.Electrical through wafer interconnects with subpicofarad parasitic capacitance[C]∥Proc of Microelectromechanical Systems Conference, 2001:1821.
|
[11] |
Liu Haibin, Zhao Zhenyu, Zhang Minxuan, et al. Selftest and selfrepair circuit research and implementation for TSV signal degradationin in 3DIC[C]∥Proc of the 17th National Conference on Computer Engineering and Technology and the 3rd Microprocessor Forum, 2013:1.(in Chinese)
|
[12] |
Kim J, Cho J, Kim J. TSV modeling and noise coupling in 3D IC[J].Electronic SystemIntegration Technology Conference (ESTC), 2010,1(6):1316.
|
|
附中文参考文献:
|
[6] |
刘建都. CMOS存储器中地址译码器的开路故障及其测试[J]. 微电子技术,1999(5):4348.
|
[11] |
刘海斌, 赵振宇, 张民选,等. 3DIC中TSV信号降格自测试与自修复电路的研究与实现[C]∥第十七届计算机工程与工艺年会暨第三届微处理器技术论坛论文集, 2013:1.
|