| ［1］Yamada K, Oda N. Statistical corner conditions and interconnect delay (corner LPE specifications)［C］∥Proc of the 2006 Asia and South Pacific Design Automation Conference, 2006: 706711.
［2］Xia Tingting. The research and customize of interconnect RC corner ［D］.Changsha: National University of Defense Technology, 2013. (in Chinese)
［3］Hasani F, Masoumi N. Interconnect sizing and spacing with consideration of buffer insertion for simultaneous crosstalkdelay optimization［C］∥Proc of the 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era, 2008:16.
［4］Alpert C J, Hrkic M, Quay S T. A fast algorithm for identifying good buffer insertion candidate locations［C］∥Proc of the 2004 International Symposium on Physical Design (ISPD2004),2004:1.
［5］Liu Zhantao. Research and application of incremental interconnect delay optimization method［D］.Changsha: National University of Defense Technology, 2012. (in Chinese)
［6］Wong B P, Mittal A, Cao Y, et al. Nano CMOS circuit and physical design ［M］. Xin Weiping,Liu Weifeng,Dai Xianying Translation. Beijing:Machinery Industry Press,2011. (in Chinese)
附中文参考文献：
［2］夏婷婷.互连线RC端角的研究与定制［D］.长沙:国防科学技术大学,2013.
［5］刘战涛.增量式互连线延时优化方法的研究与应用［D］.长沙:国防科学技术大学,2012.
［6］Wong B P, Mittal A, Cao Y, et al. 纳米CMOS电路和物理设计［M］.辛维平,刘伟峰,戴显英,等译.北京:机械工业出版社,2011. |
