| ［1］Wulf Wm A,McKee S A. Hitting the memory wall: Implications of the obvious［J］. ACM Computer Architecture News,1995,23(1):1.
［2］Grun P,Dutt N,Nicolau A.Access pattern based local memory customization for low power embedded systems［C］∥Proc of 2001 Conference on Design, Automation and Test in Eruope,2001:778-784.
［3］Bayliss S,Constantinides G A. Application specific memory access,resue and recodering for SDRAM［C］∥Proc of the 7th International Conferernce on Reconfigurable Computing: Architectures,Tools And Applications,2011:41-52.
［4］Ebrahimi E,Miftakhutdinov R. Parallel application memory scheduling［C］∥Proc of the 44th Annual IEEE /ACM International Symposium on Microarchitecture,2011:362-373.
［5］Zheng Hong-zhong, Lin Jiang, Zhang Zhao, et al. Memory access scheduling schemes for systems with multi core processors［C］∥Proc of the 37th International Conference on Parallel Processing, 2008:406-413.
［6］JEDEC Solid State Technology Association. JESD 79-3D, DDR3 SDRAM specification［S］.Arllington,VA,USA:JEDEC Committee JC-42.3:2010.
［7］Rixner S, Dally W J, Kapasi U J,et al. Memory access scheduling［C］∥Proc of the 27th Annual International Symposium on Computer Architecture Vancouver, 2000:128-138.
［8］Pan Guo-teng， Luo Li. Greedy heuristic memory access scheduling algorithm based on DDR3［C］∥Proc of the 18th National Conference of Information Storag,2012:155-158.(in Chinese)
［9］Dorigo M. Optimization,learning and natural algorithms［D］. ［S. l.］: Politecnico di Milano, Italy, 1992.
［10］GEM 5［EB/OL］.［2016-04-13］.http://gem5.org.
［11］DRAMSim［EB/OL］.［2016-04-13］.www.eng.umd.edu/~blj/dramsim.
［12］STREAM［EB/OL］.［2016-04-13］.www.cs.virginia.edu/stream/ref.html.
附中文参考文献：
［8］潘国腾，罗莉.基于DDR3的贪婪式访存调度策略［C］∥第18届全国信息存储技术学术会议,2012:155-158. |
