[1] |
Huang Tuo. An automatic verification method based on network on chip [D]. Xian:Xidian University, 2018.(in Chinese)
|
[2] |
Huang Tie-jun,Shi Lu-ping,Tang Hua-jin,et al. Research on multimedia technology 2015——advances and trend of brain-like computing[J].Journal of Image and Graphics,2016,21(11):1411-1424.(in Chinese)
|
[3] |
Akopyan F, Sawada J, Cassidy A,et al.TrueNorth:Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip[J].IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems,2015,34(10):1537-1557.
|
[4] |
Davies M,Srinivasa N,Lin T H,et al.Loihi:A neuromorphic manycore processor with on-chip learning[J].IEEE Micro,2018,38(1):82-99.
|
[5] |
Moradi S,Ning Q,Stefanini F,et al.A scalable multicore architecture with heterogeneous memory structures for dynam- ic neuromorphic asynchronous processors (DYNAPs)[J].IEEE Transactions on Biomedical Circuits and Systems,2018,12(1):106-122.
|
[6] |
Furber S B,Lester D R,Plana L A,et al.Overview of the SpiNNaker system architecture[J].IEEE Transactions on Computers,2013,62(12):2454-2467.
|
[7] |
Pei J,Deng L,Song S,et al.Towards artificial general intelligence with hybrid Tianjic chip architecture[J].Nature,2019,572(7767):106-111.
|
[8] |
Shen J C,Ma D,Gu Z H,et al.Darwin:A neuromorphic hardware co-processor based on spiking neural networks[J].Science China Information Sciences,2016,59(2):1-5.
|
[9] |
Young A R,Dean M E,Plank J S,et al.A review of spiking neuromorphic hardware communication systems[J].IEEE Access,2019,7:135606-135620.
|
[10] |
Zhang Ying,Ji Peng-fei,Jiang Jian-hui.Survey on network on chip test[J].Journal of Xi’an University of Posts and Telecommunications,2020,25(4):73-80.(in Chinese)
|
[11] |
Saini H.1-2 skip list approach for efficient security checks in wireless mesh networks[J].International Journal of Electronics and Information Engineering,2014,1(1):9-15.
|
[12] |
Indiveri G,Corradi F, Qiao N.Neuromorphic architectures for spiking deep neural networks[C]∥Proc of 2015 IEEE International Electron Devices Meeting,2015:1-4.
|
[13] |
Banerjee N,Vellanki P,Chatha K S.A power and performance model for network-on-chip architectures[C]∥Proc of Design,Automation and Test in Europe Conference and Exhibition,2004:1250-1255.
|
[14] |
Chan J,Parameswaran S.NoCEE:Energy macro-model extraction methodology for network on chip routers[C]∥Proc of IEEE/ACM International Conference on Computer-aided Design,2005:254-259.
|
[15] |
Chen X N,Peh L S.Leakage power modeling and optimization in interconnection networks[C]∥Proc of the 2003 International Symposium on Low Power Electronics & Design,2003:90-95.
|
[16] |
Lee S E, Bagherzadeh N.A high-level power model for Network-on-Chip (NoC) router[J].Computers & Electrical Engineering,2009,35(6):837-845.
|
[17] |
Kogel T,Doerper M,Wieferink A,et al.A modular simulation framework for architectural exploration of on-chip interconnection networks[C]∥Proc of CODES+ISSS’03,2003:7-12.
|
[18] |
Palermo G,Silvano C.PIRATE:A framework for power/performance exploration of network-on-chip architectures[C]∥Proc of 14th International Workshop on Integrated Circuit and System Design,Power and Timing Modeling,Optimization and Simulation,2004:521-531.
|
[19] |
Wang H S, Zhu X, Peh L S, et al. Orion:A power- performance simulator for interconnection networks[C]∥Proc of the 35th IEEE/ACM International Symposium on Microarchitecture,2002:294-305.
|
[20] |
Madsen J, Mahadevan S,Virk K,et al.Network-on-chip modeling for system-level multiprocessor simulation[C]// Proc of IEEE Real-time Systems Symposium,2003:265-274.
|
[21] |
Pande P P,Grecu C,Jones M,et al.Performance evaluation and design trade-offs for network-on-chip interconnect architectures[J].IEEE Transactions on Computers,2005,54(8):1025-1040.
|
[22] |
Genko N, Atienza D,Micheli G D,et al.A complete network-on-chip emulation framework[C]∥Proc of Design,Automation & Test in Europe Conference and Exhibition,2005:246-251.
|
[23] |
Lotlikar S, Pai V,Gratz P V.AcENoCs:A configurable HW/SW platform for FPGA accelerated NoC emulation[C]∥Proc of 2011 24th International Conference on VLSI Design,2011:147-152.
|
[24] |
El-Sayed H,Ragab M,Sayed M S,et al.Hardware implementation and evaluation of the Flexible router architecture for NoCs[C]∥Proc of the IEEE International Conference on Electronics, Circuits, and Systems,2013:621-624.
|
[25] |
Li S M,Wang L,Wang S Y,et al.Liquid state machine applications mapping for NoC-based neuromorphic platforms[C]∥Proc of the 13th Conference Advance Computer Architure,2020:277-289.
|
[26] |
Stimberg M, Brette R,Goodman D F.Brian 2,an intuitive and efficient neural simulator [J].Elife,2019,8:e47314.
|
[27] |
Tian S,Qu L,Wang L,et al.A neural architecture search based framework for liquid state machine design[J].Neurocomputing,2021,443:174-182.
|
[28] |
Zohar J,Souza C,Flaks J,et al.Jakobovski/free-spoken-digit-dataset:v1.0.8 (Version v1.0.8).[EB/OL].[2018-12-18].https://armory.readthedocs.io/en/stable/dataset_licensing.
|
[29] |
Amir A,Taba B,Berg D,et al.A low power,fully event-based gesture recognition system[C]∥Proc of 2017 IEEE Conference on Computer Vision and Pattern Recognition,2017:7388-7397.
|
[30] |
Orchard G, Jayawant A, Cohen G,et al.Converting static image datasets to spiking neuromorphic datasets using saccades[J].Frontiers in Neuroscience,2015,9:Artical 437.
|
[31] |
Anumula J,Neil D, Delbruck T,et al.Feature representations for neuromorphic audio spike streams[J].Frontiers in Neuroence,2018,12:Artical 23.
|
|
附中文参考文献:
|
[1] |
黄拓.一种基于片上网络的自动化验证方法研究[D].西安:西安电子科技大学,2018.
|
[2] |
黄铁军,施路平,唐华锦,等.多媒体技术研究:2015——类脑计算的研究进展与发展趋势[J].中国图像图形学报,2016,21(11):1411-1424.
|
[10] |
张颖,季鹏飞,江建慧.片上网络测试技术[J].西安邮电大学学报,2020,25(4):73-80.
|