[1] |
Esteva A, Kuprel B,Novoa R A,et al.Dermatologist-level classification of skin cancer with deep neural networks [J].Nature,2019,542:115-118.
|
[2] |
Chen L C,Papandreou G,Kokkinos I,et al.DeepLab: Semantic image segmentation with deep convolutional nets,atrous convolution,and fully connected CRFs [J].IEEE Transactions on Pattern Analysis and Machine Intelligence,2018,40(4):834-848.
|
[3] |
Ping P,Kumala E,Gao J,et al.Smart street litter detection and classification based on Faster R-CNN and edge computing [J].International Journal of Software Engineering and Knowledge Engineering,2020,30(4):537-553.
|
[4] |
Eric C,Jeremy F,Kalin O,et al.Serving DNNs in real time at datacenter scale with project brainwave[J].IEEE Micro,2018,38(2):8-20.
|
[5] |
韩哲,姜晶菲,乔林波,等.基于FPGA的事件抽取模型与加速器的设计实现[J].计算机工程与科学,2020,42(11):1941-1948.
|
|
Han Zhe,Jiang Jing-fei,Qiao Lin-bo,et al.Design and implementation of event extraction model and accelerator based on FPGA[J].Computer Engineering & Science,2020,42(11):1941-1948.
|
[6] |
Ma Y,Cao Y,Vrudhula S,et al.Optimizing loop operation and dataflow in FPGA acceleration of deep convolutional neural networks[C]∥Proc of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays,2017:45-54.
|
[7] |
Ma Y,Cao Y,Vrudhula S,et al.Optimizing the convolution operation to accelerate deep neural networks on FPGA[J].IEEE Transactions on Very Large Scale Integration Systems,2018,26(7):1354-1367.
|
[8] |
Qiu J,Song S,Yu W,et al.Going deeper with embedded FPGA platform for convolutional neural network[C]∥Proc of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays,2016:26-35.
|
[9] |
Li G,Liu Z,Li F,et al.Block convolution: Towards memory-efficient inference of large-scale CNNs on FPGA[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2022,41(5):1436-1447.
|
[10] |
Mousouliotis P G,Petrou L P.SqueezeJet: High-level synthesis accelerator design for deep convolutional neural networks [J].arXiv 1805.08695,2018.
|
[11] |
Liao J W,Cai L W,Xu Y,et al.Design of accelerator for MobileNet convolutional neural network based on FPGA[C]∥Proc of 2019 IEEE 4th Advanced Information Technology,Electronic and Automation Control Conference,2019:1392-1396.
|
[12] |
Howard A G,Zhu M L,Chen B,et al.MobileNets: Efficient convolutional neural networks for mobile vision applications[J].arXiv:1704.04861,2017.
|
[13] |
Sandler M,Howard A,Zhu M L,et al.MobileNetV2: Inverted residuals and linear bottlenecks [C]∥Proc of 2018 IEEE/CVF Conference on Computer Vision and Pattern Recognition,2018: 4510-4520.
|
[14] |
Howard A,Sandler M,Chu G,et al.Searching for MobileNetV3 [C]∥Proc of 2019 IEEE/CVF International Conference on Computer Vision,2019: 1314-1324.
|
[15] |
Chollet F.Xception: Deep learning with depthwise separable convolutions [C]∥Proc of 2017 IEEE Conference on Computer Vision and Pattern Recognition,2017:1800-1807.
|
[16] |
Jacob B,Kligys S,Chen B,et al.Quantization and training of neural networks for efficient integer-arithmetic-only inference[C]∥Proc of 2018 IEEE/CVF Conference on Computer Vision and Pattern Recognition, 2018:2704-2713.
|
[17] |
Smith J P,Bailey J I,Tuthill J,et al.A high-throughput oversampled polyphase filter bank using Vivado HLS and PYNQ on a RFSoC[J].IEEE Open Journal of Circuits and Systems,2021,2:241-252.
|
[18] |
Mousouliotis P G,Petrou L P.CNN-Grinder: From algorithmic to high-level synthesis descriptions of CNNs for low-end-low-cost FPGA SoCs [J].Microprocessors and Microsystems,2020,73(C):102990.
|
[19] |
沈俊忠,肖涛,乔寓然,等.一种支持优化分块策略的矩阵乘加速器设计[J].计算机工程与科学,2016,38(9):1748-1754.
|
|
Shen Jun-zhong,Xiao Tao,Qiao Yu-ran,et al.A matrix multiplication accelerator design for optimization blocking strategy[J].Computer Engineering & Science,2016,38(9):1748-1754.
|
[20] |
Lei G,Chao W,Xi L,et al.MALOC: A fully pipelined FPGA accelerator for convolutional neural networks with all layers mapped on chip[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2018,37(11):2601-2612.
|
[21] |
卢敏.基于FPGA的加速器设计方法研究[J].现代计算机,2021,27(31):61-65.
|
|
Lu Min.Research on FPGA-based accelerator design method [J].Modern Computer,2021,27(31):61-65.
|