J4 ›› 2011, Vol. 33 ›› Issue (3): 28-33.doi: 10.3969/j.issn.1007130X.2011.
• 论文 • Previous Articles Next Articles
LI Qiong,DU Yunfei,YANG Xuejun
Revised:
Online:
Published:
Abstract:
The effective solutions for the I/O bottleneck can be found from the following six levels, including applications, algorithms, languages and compilers, runtime libraries, operating systems, and I/O architecture. Among all the levels mentioned above, the I/O architecture is the most fundamental. In order to meet the I/O requirements and challenges, along with our research task of a high performance parallel computing system, this paper presents a theoretical study of I/O architectures, from which we can make it possible the high performance and scalability in terms of I/O architecture level. The current parallel I/O performance analysis lacks scientific theoretical models to support the I/O architecture design. The paper studies the impact of I/O workload on the scalability of parallel computing systems and proposes an I/O restricted parallel speedup model. Based on this model, which can be used to guide I/O architecture design, a scalable parallel I/O architecture for high performance computing is presented. Moreover, the paper analyzes several strategies for improving the system scalability, which serves as the basis for further study.
Key words: high performance computing;I/O architecture;parallel speedup model
LI Qiong,DU Yunfei,YANG Xuejun. An I/O Restricted Parallel Speedup Model and the Scalable I/O Architecture[J]. J4, 2011, 33(3): 28-33.
0 / / Recommend
Add to citation manager EndNote|Ris|BibTeX
URL: http://joces.nudt.edu.cn/EN/10.3969/j.issn.1007130X.2011.
http://joces.nudt.edu.cn/EN/Y2011/V33/I3/28