| [1] |
PENG Lin, ZHANG Peng, CHEN Junfeng, TANG Tao, HUANG Chun.
Selection of sparse matrix multiplication algorithms based on supervised learning
[J]. Computer Engineering & Science, 2025, 47(03): 381-391.
|
| [2] |
LI Sheng-guo, LIAO Xia, YU Heng-biao, HUANG Chun, JIANG Hao, LU Xi-yan, WANG Hua-lin, CHENG Li-zhi.
A scalable parallel structured matrix multiplication algorithm framework
[J]. Computer Engineering & Science, 2024, 46(09): 1529-1538.
|
| [3] |
JIANG Jing-fei, HE Yuan-hong, XU Jin-wei, XU Shi-yao, QIAN Xi-fu.
NM-SpMM:A semi-structured sparse matrix multiplication algorithm for domestic heterogeneous vector processors
[J]. Computer Engineering & Science, 2024, 46(07): 1141-1150.
|
| [4] |
ZHUANG He-lin, YANG Huo-gen, XIA Xiao-yun, LIAO Wei-zhi.
Artificial bee colony algorithm for matrix multiplication problem
[J]. Computer Engineering & Science, 2021, 43(12): 2131-2138.
|
| [5] |
ZHAO Xiao-qiang, JIANG Jing-fei, XU Jin-wei, DOU Yong.
A dynamic remainder processing mapping model for convolutional neural network accelerator on FPGA
[J]. Computer Engineering & Science, 2021, 43(09): 1521-1528.
|
| [6] |
WANG Ji-jun,HAO Zi-yu,LI Hong-liang.
3D-MMA:Matrix multiplication accelerator
architecture based on 3D integrated circuits
[J]. Computer Engineering & Science, 2019, 41(12): 2110-2118.
|
| [7] |
JIA Xun,WU Guiming,QIAN Lei,XIE Xianghui,WU Dong.
An efficient solver for large-scale triangular linear equations
[J]. Computer Engineering & Science, 2019, 41(02): 240-245.
|
| [8] |
GAN Xin-biao1,2,SUN Liao-yuan3,LIU Jie1,XIONG Cheng-wei1,HUANG Jia-kun1.
Orchestrating HPL between CPU and China accelerator
[J]. Computer Engineering & Science, 2018, 40(01): 10-14.
|
| [9] |
ZHU Min,TANG Bo,ZHAO Juan,ZOU Dan,LI Jincai.
Distributed heterogeneous parallel Boolean
matrix multiplication and its performance optimization
[J]. Computer Engineering & Science, 2017, 39(04): 634-640.
|
| [10] |
SHEN Jun zhong,XIAO Tao,QIAO Yu ran,YANG Qian ming,WEN Mei.
A matrix multiplication accelerator design for optimization blocking strategy
[J]. Computer Engineering & Science, 2016, 38(09): 1748-1754.
|
| [11] |
ZHOU Leitao1,2,TAO Yaodong2,LIU Sheng1,2,LI Suo3.
Research on Systolic multiplication technology based on FPGA
[J]. J4, 2015, 37(09): 1632-1636.
|
| [12] |
LI Tao,SUN Zhigang.
Hybrid Custom Hardware Acceleration for Coarsegrained Dataflow Network Processor
[J]. J4, 2011, 33(11): 40-47.
|
| [13] |
.
[J]. J4, 2007, 29(3): 80-83.
|