| [1] |
LIN Chenxi, LI Jialun, MO Xuan, ZHOU Jieying, WU Weigang.
A GPU-sharing-based scheduling framework for accelerating deep learning training tasks
[J]. Computer Engineering & Science, 2026, 48(3): 389-397.
|
| [2] |
WAN Zirong, ZHANG Caizhen.
An improved error compensation image magnification algorithm based on FPGA implementation
[J]. Computer Engineering & Science, 2026, 48(3): 467-475.
|
| [3] |
XIAO Jian, LI Zhibin, YANG Jin, CHENG Hongliang, HU Xin.
Research and implementation of a low-light image enhancement algorithm based on FPGA
[J]. Computer Engineering & Science, 2026, 48(1): 98-107.
|
| [4] |
JIANG Zekun, YUAN Bo, CUI Jianfeng, HUANG Libo, CHANG Junsheng, LIU Sheng.
CPWS: A checkpoint-based multi-level warp scheduler for GPGPU
[J]. Computer Engineering & Science, 2025, 47(9): 1563-1570.
|
| [5] |
SHI Lu, ZOU Gaoyuan, WU Siqi, ZHANG Shaoshuai.
High performance Cholesky factorization on emerging GPU architectures using Tensor Cores
[J]. Computer Engineering & Science, 2025, 47(7): 1170-1180.
|
| [6] |
YAN Shaohui, JIANG Jiawei, CUI Yu.
Image encryption and FPGA implementation based on 3D chaotic system
[J]. Computer Engineering & Science, 2025, 47(4): 686-694.
|
| [7] |
SHEN Jinshang, ZHANG Qingshun, SONG Tierui.
Implementation of high-speed AES based on FPGA and improvement of MixColumn
[J]. Computer Engineering & Science, 2025, 47(4): 612-620.
|
| [8] |
LI Zhenqi, WANG Qiang, QI Xingyun, LAI Mingche, ZHAO Yankang, LU Yihang, LI Yuan.
Design and FPGA implementation of lightweight convolutional neural network hardware acceleration
[J]. Computer Engineering & Science, 2025, 47(4): 582-591.
|
| [9] |
TIAN Xi, LI Tun, CHENG Yue, PI Yan, ZOU Hongji.
GPU-accelerated RTL simulation with Loop unrolling
[J]. Computer Engineering & Science, 2025, 47(2): 191-199.
|
| [10] |
RONG Peitao, ZENG Kun, LI Kai, ZHANG Tian, WANG Yongwen.
Research on state storage and strategic mapping techniques for FPGA-accelerated simulation
[J]. Computer Engineering & Science, 2025, 47(10): 1726-1736.
|
| [11] |
WANG Peng, ZHANG Jia-cheng, FAN Yu-yang, .
A neural network pruning and quantization algorithm for hardware deployment
[J]. Computer Engineering & Science, 2024, 46(9): 1547-1553.
|
| [12] |
LI Pei-zhen, ZHANG Yang, CHEN Wen-bo.
Sequence alignment software migration and performance evaluation based on DPCT
[J]. Computer Engineering & Science, 2024, 46(8): 1372-1380.
|
| [13] |
GUO Chen-liang, YAN Shao-hong, ZONG Chen-qi.
Research on parallel acceleration of line cloud privacy attack algorithm
[J]. Computer Engineering & Science, 2024, 46(4): 615-625.
|
| [14] |
WANG Yu-hua, HE Jun-fei, ZHANG Yu-qi, XU Yue-zhu, CUI Huan-yu.
DRM: A GPU-parallel SpMV storage format based on iterative merge strategy
[J]. Computer Engineering & Science, 2024, 46(3): 381-394.
|
| [15] |
ZHAO Zhi-qiao, ZHOU Li, XUN Chang-qing, PAN Guo-teng, TIE Jun-bo, WANG Wei-zheng.
Efficient analysis of coherent hub interface protocol mixturing hardware and software
[J]. Computer Engineering & Science, 2024, 46(2): 224-231.
|