[1] |
Bansal M, Harsh.Reduced instruction set computer (RISC):A survey[J].Journal of Physics:Conference Series,2021,191(1):012040.
|
[2] |
Poli L,Saha S,Zhai X J,et al.Design and implementation of a RISC V processor on FPGA[C]∥Proc of 2021 17th International Conference on Mobility,Sensing and Networking,2021:161-166.
|
[3] |
Saussereau J, Leroux C, Begueret J-B, et al.AsteRISC:A size-optimized RISC-V core for design space exploration[C]∥Proc of 2023 IEEE International Symposium on Circuits and Systems,2023:1-5.
|
[4] |
Manners D. CHIPS alliance announces updated RISC-V SweRV cores[J].Electronics Weekly,2020(2771):8.
|
[5] |
潘树朋,刘有耀.RISC-V微处理器以及商业IP的综述[J].单片机与嵌入式系统应用,2020,20(6):5-8.
|
|
Pan Shu-peng,Liu You-yao.Review of RISC-V microproces- sor and commercial IP [J].Microcontrollers & Embedded Systems,2020,20(6):5-8.
|
[6] |
Savas S, Bezati E,Janneck J W.Generating hardware and software for RISC-V cores generated with rocket chip generator[C]∥Proc of 2021 34th IEEE International System-on-Chip Conference,2021:89-94.
|
[7] |
胡振波.手把手教你设计CPU RISC-V处理器篇[M].北京:人民邮电出版社,2018.
|
|
Hu Zhen-bo.Step by step teach you how to design CPU RISC-V processor [M].Beijing:Posts & TelecomPress,2018.
|
[8] |
Nain S, Chaudhary P.An efficient branch predictor for improved accuracy of instruction level parallelism[J].Journal of Supercomputing,2021,77(10):12098-12120.
|
[9] |
Dang N M, Cao H X, Tran L.BATAGE-BFNP:A high- performance hybrid branch predictor with data-dependent branches speculative pre-execution for RISC-V processors[J].Arabian Journal for Science and Engineering,2023,48(8):10299-10312.
|
[10] |
Sridhar A, Kabylkas N, Renau J. Load driven branch predictor (LDBP)[M].Santa Cruz:University of California,2021.
|
[11] |
Chen C, Xiang X Y,Liu C,et al.Xuantie-910:A commercial multi-core 12-stage pipeline out-of-order 64-bit high performance RISC-V processor with vector extension:Industrial product[C]∥Proc of 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture,2020:52-64.
|
[12] |
Zaruba F, Benini L.The cost of application-class proces- sing:Energy and performance analysis of a Linux-ready 1.7-GHz 64-bit RISC-V core in 22-nm FDSOI technology[J].IEEE Transactions on Very Large Scale Integration Systems,2019,27(11):2629-2640.
|
[13] |
Xu Y N,Yu Z H,Tang D,et al.Towards developing high performance RISC-V processors using agile methodology[C]∥Proc of 2022 55th IEEE/ACM International Sympo- sium on Microarchitecture,2022:1178-1199.
|
[14] |
平头哥发布全新 RISC-V 处理器[EB/OL].[2023-07-15]. https://qikan.cqvip.com/Qikan/Article/Detail?id=7104778061.
|
[15] |
种丹丹.基于 RISC-V 的开源芯片生态发展现状及未来机遇[J].中国集成电路,2021,30(8):25-30.
|
|
Zhong Dan-dan. Current status and future opportunities of open-source chip ecosystem based on RISC-V[J].China Integration Circuits,2021,30(8):25-30.
|
[16] |
Elkhouly R,El-Mahdy A,Elmasry A.2-bit branch predictor modeling using Markov model[J]. Procedia Computer Science,2015,62:650-653.
|
[17] |
Yeh T-Y, Patt Y N.Two-level adaptive training branch prediction[C]∥Proc of the 24th Annual International Symposium on Microarchitecture,1991:51-61.
|