• 中国计算机学会会刊
  • 中国科技核心期刊
  • 中文核心期刊

Computer Engineering & Science

Previous Articles     Next Articles

A parallel Turbo product decoder
on graphics processing unit

LI Rong-chun,ZHOU Xin,PAN Heng-yue,NIU Xin,GAO Lei,DOU Yong   

  1. (School of Computer,National University of Defense Technology,Changsha 410073,China)
  • Received:2019-08-27 Revised:2020-02-04 Online:2020-05-25 Published:2020-05-25

Abstract:

Turbo Product Code (TPC) is a class of Forward Error Correction (FEC) codes that have good Bit Error Rate (BER) performance at high code rate. TPC is widely used in a variety of scenarios, such as satellite communication systems and data storage systems. This paper proposes a GPU-based parallel TPC decoder. In it, all rows or columns of the two-dimensional product code matrix can be translated at the same time. A parallel basic decoder is designed to simplify the decoding process of TPC consisting of extended Hamming code. The parallelization of test sample and effective code word calculation is realized, and the decoding delay is reduced. In order to further improve the decoding throughput, we propose a multi-channel TPC decoder. In addition, the performance of parallel decoders is measured on different GPUs. The experimental results show that the decoding delay of the GPU-based parallel decoder is significantly reduced compared with the CPU-based TPC decoder. In addition, the throughput of the GPU decoder reaches 30 Mbps on the Nvidia RTX 2080 Ti and 38 Mbps on the NVIDIA GTX Titan V, which is 44 times and 54 times the performance of the CPU-based decoder.
Key words:

Key words: Turbo product decoder, Turbo decoder, GPU, parallel decoder