×
模态框（Modal）标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框（Modal）标题
×
中国计算机学会会刊
中国科技核心期刊
中文核心期刊
Home
Journal honors
Guide
Instructions for Authors
Layout standards
Submission Template
Review process
frequently asked questions
Open access
Submission
Publishing ethics
Subscription
Download
Contact us
中文
Implementation of high-speed AES based on
FPGA and improvement of MixColumn
SHEN Jinshang, ZHANG Qingshun, SONG Tierui
Computer Engineering & Science . 2025, (
4
): 612 -620 .
