[1]岳虹. 嵌入式异构多核处理器设计与实现关键技术研究[D]. 长沙: 国防科技大学计算机学院, 2006.
[2]Furber S, Day P, Garside J D, et al. AMULET1: A Micropipelined ARM[C]∥Proceedings of the IEEE Computer Conference, 1994:476485.
[3]Furber S, Garside J D, Riocreux P, et al. Amulet2e: An Asynchronous Embedded Controller[C]∥Proceedings of the IEEE, 1999:243256.
[4]Garside J D, Bainbridge W J, Bardsley A,et al. AMULET3i An Asynchronous SystemonChip[C]∥Proc of ASYNC, 2000:162175.
[5]Brunvand E. The NSR processor[C]∥Proceedings of the 26th Annual Hawaii International Conference on System Sciences, 1993:428435.
[6]Kelly C, Ekanayake V, Manohar R. SNAP: A Sensor Network Asynchronous Processor[C]∥Proc of the 9th International Symposium on Asynchronous Circuits and Systems, 2003:129141.
[7]Corporaal H, Arnold M. Using Transport Triggered Architectures for Embedded Processor Design[J]. Integrated ComputerAided Eng, 1998, 5(1):1938.
[8]陈芳园,石伟,任洪广, 等. ADTA1:一种嵌入式异构双核微处理器[J]. 国防科技大学学报, 2009, 31(5):2428.
[9]李勇, 王蕾, 龚锐,等. 一种32 位异步乘法器的研究与实现[J]. 计算机研究与发展, 2006, 43(10):21522157.
[10]龚锐. 异步乘法器设计与实现关键技术研究[D]. 长沙: 国防科学技术大学计算机学院, 2005.
[11]石伟, 陈芳园, 王志英,等. 基于TTA的异步微处理器设计及其VLSI实现[J]. 电子学报,2011,39(2):395401 |