[1]Zeng Liangzhao,Benatallah B, Ngu A H H, et al. QoSaware middleware for web services composition[J]. IEEE Transactions on Software Engineering,2004,30(5):311327.
[2]Ran Shuping. A model for web services discovery with QoS[J]. ACM SIGecom Exchanges, 2003,4(1):110.
[3]Shreedhar M, Varghese G. Efficient fair queuing using deficit round robin[J]. ACM Transactions on Networking, 1996,4(3):375385.
[4]Zhang Lixia, VirtualClock:A new traffic control algorithm for packet switching networks[C]∥Proc of the ACM Symposium on Communications Architectures&Protocols, 1990:1929.
[5]Demers A, Keshav S, Shenker S. Analysis and simulation of a fair queueing algorithm[C]∥Proc of SIGCOMM’89, 1989:112.
[6]Bennett J C R, Zhang Hui. WF2Q:Worstcase fair weighted fair queueing[C]∥Proc of INFOCOM’96, 1996:120128.
[7]Ghodsi A, Sekar V, Zaharia M, et al. Multiresource fair queueing for packet processing[C]∥Proc of SIGCOMM’12, 2012:112.
[8]Chauhan P,Clarke E M,Lu Y,et al.Verifying IPcore based systemonchip designs[C]∥Proc of the 12th Annual IEEE International ASIC/SOC Conference, 1999:2731.
[9]Varma P, Bhatia S. A structured test reuse methodology for corebased system chips[C]∥Proc of International Test Conference, 1998:294302.
[10]Appenzeller G,Keslassy I,McKeown N.Sizing router buffer[C]∥Proc of SIGCOMM’04, 2004:284292.
[11]Wang Cheng,Cai Haining,Wu Jihua. The design of altera FPGA/CPLD[M]. Beijing:Posts & Telecom Press, 2005.(in Chinese)
附中文参考文献:
[11]王诚,蔡海宁,吴继华.Altera FPGA/CPLD设计[M]. 北京:人民邮电出版社,2005. |